27
Aim : To study the variation of IC with varying BETA in voltage divider configuration. Circuit Diagram: Code: *Voltage Divider Configuration Variation with beta Q1 4 5 6 Q2N2222 V1 2 0 DC 22V V2 3 4 DC 0V R1 2 3 10K R2 1 2 39K R3 7 0 1.5K

input 2

Embed Size (px)

Citation preview

Page 1: input 2

Aim : To study the variation of IC with varying BETA in

voltage divider configuration.

Circuit Diagram:

Code:

*Voltage Divider Configuration Variation with betaQ1 4 5 6 Q2N2222V1 2 0 DC 22VV2 3 4 DC 0VR1 2 3 10KR2 1 2 39KR3 7 0 1.5K

Page 2: input 2

R4 1 0 3.9KV3 6 7 DC 0VV5 1 5 DC 0V.MODEL Q2N2222 NPN(BF=100 VJE=0.7V).OP.END

Output:

Here is a section of the ouput file when BETA is 100

Page 3: input 2

Here is a section of the ouput file when BETA is 200

Page 4: input 2

Aim : To study the variation of IC with varying BETA in fixed

bias configuration.

Circuit Diagram:

Code:

*Fixed Bias variation with BetaQ1 5 1 0 Q2N2222V1 4 5 DC 0VV2 2 1 DC 0VV3 3 0 DC 12VR1 2 3 1000KR2 3 4 3K.MODEL Q2N2222 NPN(VJE=0.7 BF=100).OP.END

Page 5: input 2

Output:

Here is a section of the ouput file when BETA is 100

Here is a section of the ouput file when BETA is 200

Page 6: input 2

Aim : To study the variation of IC with varying BETA in

emitter bias configuration.

Circuit Diagram:

Code:

*Emitter-bias variation with betaQ1 1 2 3 Q2N2222V1 6 0 DC 12VV3 4 1 DC 0VV2 5 2 DC 0VR1 3 0 1KR2 6 4 3KR3 6 5 400K.MODEL Q2N2222 NPN(BF=100 VJE=0.7).OP.END

Page 7: input 2

Output:

Here is a section of the ouput file when BETA is 100

Here is a section of the ouput file when BETA is 200

Page 8: input 2

Aim : To study the variation of IC with varying BETA in

collector feedcack bias configuration.

Circuit Diagram:

Code:

*Collector Feedback variation with betaQ1 1 2 3 Q2N2222V1 5 0 DC 12VV2 6 2 DC 0VV3 4 1 DC 0VR1 3 0 1KR2 5 4 3KR4 4 6 400K.MODEL Q2N2222 NPN(BF=100 VJE=0.7).OP.END

Page 9: input 2

Output:

Here is a section of the ouput file when BETA is 100

Here is a section of the ouput file when BETA is 200

But note IB has reduced, which is good

Page 10: input 2

Aim : To study the output charachteristic of common emitter

NPN transistor

Circuit Diagram:

Code:

*Output Charachteristic 0f Common Emitter TransistorQ1 1 2 0 Q2N2222.MODEL Q2N2222 NPN(BF=100 VJE=0.7)V1 3 0 DC 6VV3 1 0 DC 12VR1 2 3 100K.DC V3 0 10 0.001 V1 2.7 10.7 2.PROBE I(V3).END

Page 11: input 2

Aim : To find the Q point of common emitter NPN transistor

Circuit Diagram:

Code:

*Load line analysis of common emitter npn BJTQ1 1 2 0 Q2N2222V1 4 0 DC 12VV2 3 0 DC 4.7VR1 3 2 100KR2 1 4 1K.MODEL Q2N2222 NPN(VJE=0.7V BF=100).DC V1 0 35 0.001 V2 2.7 10.7 2.PROBE.END

Page 12: input 2

Aim : To study common emitter NPN BJT as an amplifier

Circuit Diagram:

Code:*BJT amplifier Common EmitterQ1 1 2 3 Q2N2222V2 5 0 DC 15VV1 7 0 SIN(0 0.25V 50Hz)R4 1 5 3.5KR2 2 5 100KR5 3 0 1KR3 2 0 22KR6 4 0 1KR1 7 6 1KC1 6 2 10uFC3 1 4 10uFC2 3 0 3uF.MODEL Q2N2222 NPN.TRAN 0.1 0.1 0 0.001.PROBE V(7) V(1) V(4).END

Page 13: input 2

Aim : To study output charachteristic of JFET

Circuit Diagram:

Code:

* JFET Output charachteristicJ1 1 2 0 JMOD.MODEL JMOD NJF (VTO=-3)V1 1 0 DC 0VV2 2 0 DC 0V.DC V1 0 10 0.001 V2 0 -3 -1.PROBE I(V1).END

Page 14: input 2

Aim : To study JFET as an amplifier

Circuit Diagram:

Code:

*JFET amplifier Common SourceJ1 1 2 3 JMODV1 5 0 DC 20VV2 7 0 SIN(0 0.2V 50Hz)R1 1 5 3.5KR3 3 0 1.5KR4 2 0 500KR5 4 0 20KR6 6 7 50C1 6 2 1uFC2 1 4 1uFC3 3 0 10uF.MODEL JMOD NJF.TRAN 0.1 0.1 0 0.001.PROBE V(7) V(1) V(4).END

Page 15: input 2

Aim : To study a 2 stage common emitter BJT amplifier

Circuit Diagram:

Code:

* 2 stage BJT amplifierV2 1 0 SIN(0 0.25V 50Hz)R5 1 2 150C1 2 3 10uFR2 3 4 200KR3 3 0 50KR1 4 5 12KR4 6 0 3.6KQ1 5 3 6 Q2N2222C4 5 7 10uFC3 6 0 15uFR8 7 4 120KR9 7 0 30KR7 8 4 6.8KQ2 8 7 9 Q2N2222R10 9 0 3.6KV3 4 0 DC 15VC2 8 10 10uFR11 10 0 10K.MODEL Q2N2222 NPN(BF=50).TRAN 0.1 0.1 0 0.001.PROBE V(1) V(8) V(10).END

Page 16: input 2

Aim : To study a 2 stage common emitter BJT amplifier

Circuit Diagram:

Code:*JFET 2 Stage AmplifierV3 1 0 SIN(0 0.25V 50Hz)C3 1 2 0.05uFR3 2 0 3.3MEGJ1 3 2 4 JMODR1 3 5 2.4KR2 4 0 680V2 5 0 DC 20VC1 3 6 0.05uFC2 4 0 100uFR7 6 0 3.3MEGJ2 7 6 8 JMODR6 5 7 2.4KC4 7 9 0.05uFR8 9 0 10KC5 8 0 100uFR5 8 0 680.MODEL JMOD NJF(Beta=1.304m Betatce=-.5 Rd=1 Rs=1 Lambda=2.25m Vto=-3+ Vtotc=-2.5m Is=33.57f Isr=322.4f N=1 Nr=2 Xti=3 Alpha=311.7u+ Vk=243.6 Cgd=1.6p M=.3622 Pb=1 Fc=.5 Cgs=2.414p Kf=9.882E-18+ Af=1).TRAN 0.1 0.1 0 0.001.PROBE V(1) V(6) V(9) V(7).END

Page 17: input 2

Aim : To study current mirror 1

Circuit Diagram:

Code:

* Current mirror 1Q1 1 2 0 Q2N2222V2 3 1 DC 0VR3 3 4 1KV1 4 0 DC 12VV4 6 2 DC 0VV3 5 6 DC 0VR4 4 5 100KD2 6 7 D1N4148V5 7 0 DC 0V.MODEL D1N4148 D(VJ=0.7).MODEL Q2N2222 NPN(BF=200 VJE=0.7).OP.END

Page 18: input 2

OutPut:

Here is a section of ouput file

Page 19: input 2

Aim : To study current mirror 2

Circuit Diagram:

Code:

*Current Mirror 2Q2 1 2 9 Q2N2222V6 9 0 DC 0VV2 3 1 DC 0VR3 3 4 1KV1 4 0 DC 12VR4 4 5 10KV3 5 6 DC 0VQ4 6 6 8 Q2N2222V4 6 2 DC 0VV5 8 0 DC 0V.MODEL Q2N2222 NPN(BF=200).OP.END

Page 20: input 2

OutPut:

Here is a section of ouput file

Page 21: input 2

Aim : To study current mirror 3

Code:*Current Mirror in Integrated ChipV10 5 0 DC 20VR1 4 5 1KV1 4 1 DC 0VQ4 1 2 3 Q2N2222V8 3 0 DC 0VR2 6 5 1KV2 6 13 DC 0VQ3 13 17 14 Q2N2222V7 14 0 DC 0VR4 5 8 1KV4 8 11 DC 0VQ1 11 15 12 Q2N2222V13 15 16 DC 0VV5 12 0 DC 0VR5 5 9 1KV9 9 10 DC 0VQ5 10 10 11 Q2N2222V11 10 15 DC 0VV12 11 0 DC 0VV15 17 2 DC 0VV14 16 17 DC 0VV3 7 12 DC 0VV6 13 0 DC 0VR3 5 7 1KQ2 12 16 13 Q2N2222.MODEL Q2N2222 NPN(BF=200).OP.END

OutPut:

Here is a section of ouput file

Page 22: input 2
Page 23: input 2

Aim : To study Darlington pair Output Charachteristic

Circuit Diagram:

Code:

*Darlington Output CharachteristicQ1 1 3 2 Q2N2222Q2 1 2 0 Q2N2222.MODEL Q2N2222 NPN(BF=100 VJE=0.7V)V1 1 0 DC 12VV2 4 0 DC 6VR2 3 4 100K.DC V1 0 10 0.001 V2 2.4 10.4 2.PROBE I(V1).END

Page 24: input 2

Aim : To study Darlington pair as an amplifier

Circuit Diagram:

Code:*Darlington pair amplifier Common EmitterQ1 1 2 8 Q2N2222Q2 1 8 3 Q2N2222V2 5 0 DC 15VV1 7 0 SIN(0 0.25V 50Hz)R4 1 5 3.5KR2 2 5 100KR5 3 0 1KR3 2 0 22KR6 4 0 1KR1 7 6 1KC1 6 2 10uFC3 1 4 10uFC2 3 0 3uF.MODEL Q2N2222 NPN.TRAN 0.1 0.1 0 0.001.PROBE V(7) V(1) V(4)

.END

Page 25: input 2

Aim : To study ouput charachteristic of common emitter PNP

BJT

Circuit Diagram:

Code:

*Output Charachteritic of PNP transistorQ1 1 2 0 Q2N2907A.MODEL Q2N2907A PNPV1 3 0 V2 1 0 R1 2 3 100K.DC V2 0 -10 -0.001 V1 -2.7 -10.7 -2.PROBE I(V2).END

Page 26: input 2

Aim : To study common base NPN BJT as an amplifier

Circuit Diagram:

Code:

*Common Base AmplifierV3 5 0 SIN(0 0.25V 50Hz)C1 5 1 10uFR1 1 6 10KV1 6 0 DC 15VQ1 1 2 3 Q2N2222R3 2 0 100KR2 3 4 10KV2 4 0 DC -15V.MODEL Q2N2222 NPN.TRAN 0.1 0.1 0 0.001.PROBE.END

Page 27: input 2

Aim : To study output charachteristic of common base NPN

BJT.

Circuit Diagram:

Code:

*Common Base Ouput CharachteristicQ1 1 2 3 Q2N2222R1 2 0 100KVcb 1 0Vbe 0 3.MODEL Q2N2222 NPN(BF=100).DC Vcb -10 10 0.001 Vbe 2.7 10.7 2.PROBE.END