A synopsis of

AES algorithm using VHDL and detailed analysis of power and delay in FPGA flow

Submitted in partial fulfillment of the requirements for the award of degree of

Masters of Technology in VLSI Design

SUBMITTED BY:

ANTIMA KUMARI

ROLL NO. MTVL/11/01

REG.NO. 11/AFED/2581

Under the supervision of

Prof.JAVED ASHRAF

DEPARTMENT OF VLSI DESIGN

AL-FALAH SCHOOL OF ENGINEERING & TECHNOLOGY, DHAUJ

SESSION 2011-13

Introduction

After the introduction of the Data Encryption Standard (DES) in the 70s, and its various incarnations it upgrade to Triple DES in 1999 (which happened as attacks on the original cipher became increasingly viable as computing resources grew). However, even Triple DES has had its day and has, since 2002, been superseded by the Advanced Encryption Standard (AES) that we should all be using.

As a result of a joint effort between NIST, industry, and the global cryptographic community, AES was launched in early 1997. Cognizant of the fact that the availability of computer resources and computational power are ever increasing while associated costs continue to decrease, the overall goal of the effort was to develop a strong and publicly available encryption standard that could be used by governments and businesses on a global basis for the protection of sensitive information well into the future. The development effort for AES was initiated with a formal global call for candidate algorithms. The call established the requirements and criteria for consideration, and opened the process for a worldwide forum. The minimum requirements established for submission included that the algorithm was to be publicly defined, consist of a symmetric block cipher, and be available royalty-free worldwide. The algorithm needed to support block sizes of 128- bits and variable key sizes of 128, 192, and 256-bits. Lastly, the criteria also called for the capability to further increase key lengths as needed in the future and for the algorithm design to be easily implemented in both hardware and software. A group of 15 candidate algorithms were originally accepted for evaluation in August 1998. These submissions were illustrative of a global representation of the cryptographic community. As part of the specified process, these candidates were then made available for public analysis and comment. Two further rounds of public comment and evaluation led to the selection of the ‘Rijndael’ algorithm, submitted by Belgian cryptographers Dr. Joan Daemen and Dr. Vincent Rijmenin October 2000 [1

1. Introduction

Outline, briefly, the technological / engineering / scientific relevance or significance

of the research work to be reported in the thesis in this section. Introduction can at the best

occupy one page, preferably one paragraph occupying half a page. Be precise and include

only relevant background material in the introduction. Provide information on past works by

way of giving appropriate references. For the cover page, the title of the synopsis must be the

same as the title of the thesis. Use “times roman” 20 font, bold faced and centered paragraph

style. For typing the name of the student and the name of the degree, use font size 14, bold

faced type and centered paragraph style. For typing the department name, use 18 point size,

bold faced and centered paragraph style. Use the correct emblem. Do not use an emblem with

double circles! Use “times roman” font size 12, double lineSource

spacing and justified paragraph style for normal text. Every figure

(diagram, table and graph too) must be embedded along with the

text and appear immediately after the first time the figure is

referred to in the text. Each figure (diagram, table and graph) must be given a number and a

proper title. Use IEEE notation (examples are given here). Each figure must be referred in the

text. Make the figure legible and provide enough information so that the figure is “self

contained”. Provide legible legends that correctly describe the axes of a graph. Fig. 1 is an

example showing a photograph. Fig. 2 is an example showing a circuit schematic. Use SI

Fig. 1 PPG sensor head

Detector

2CF

+VR AClock

R11 S1

2 S2 R2 BOA

voi OC-VR C

1 Differential ResistiveSensor

fop

- fl

ip -

D

D Qy

LP

FDi

gitalo

utput

Dig

ital

Fig. 2 Proposed sigma-delta resistance to digital converter

2/5

Table 1 Error in reconstructed PPGfor a chosen number of Fourier coefficients.

No. of NRMSECoefficients dB %

1 -17.60 13.192 -27.96 4.003 -33.89 2.024 -44.42 0.605 -44.59 0.596 -44.82 0.577 -45.85 0.518 -45.90 0.519 -45.96 0.50

10 -46.28 0.49

(a)

(b)

Fig. 3 (a) Sample PPG chosen.(b) PPG extracted with only the first 7 Fourier coefficients.

symbols, units and notations. If more than one curve is presented in a graph make sure each

one is correctly identified. You can use this document which is a word template to type in or

format your synopsis. Fig. 3 is another example showing the depiction of a waveform. The

example of a table is given in Table 1. Fig. 4 is an example of a graph.

The synopsis can have at the maximum 16 pages, including the cover page and

should be printed on both sides of the paper. The paper must be A4 size with the following

margins: Top and bottom margins must be 2.4 cm each. Left margin should be 3.0 cm and

right margin is 2.1 cm. If there are colour illustrations either print the page in colour or make

the illustrations “black and white friendly”. You should also provide a soft copy.

0.3

γ = RB /R00.2

V

0.1

γ = 5 γ = 10 γ = 20

Out

put

0.0

γMaximum

Nonlinearity (%)-0.1 1 0.000

2 0.009

-0.2 γ = 2 5 0.01110 0.036

γ = 1 20 0.028-0.3

-1.0 -0.8 -0.6 -0.4 -0.2 0.0 0.2 0.4 0.6 0.8 1.0

Input kx

Fig. 4 Simulated Output of the single active sensor Wheatstone bridge – with the proposed feedback compensation

3/5

2. MotivationDevelop further on the background material provided in the introduction and bring thestate of art in the chosen area of research. Should clearly indicate the existing drawbacks andwhy further research is required to eliminate the drawbacks. Emphasize, based on the currentstatus, the importance of the research problem identified. You can enumerate those technicalchallenges one has to address to solve the problem(s) posed herein to place emphasis on thequality of the research work. Maximum one page, preferably half a page be allotted to thissection.3. Objective(s) and ScopeState clearly the questions for which answers are sought through this research. Definethe conceptual, analytical, experimental and/or methodological boundaries within which theexercise has been carried out. Maximum one page, preferably half a page can be allotted tothis section.4. Description of the research workIn this section, give brief, but sufficient details regarding (a) the research problem(s)(b) the solution methodologies adopted or invented and brief details of simulation studies and/ or experiments conducted. Provide interpretation of the results. You may have subsections(4.1, 4.2 …) here. Restrict the sections to less than 10 pages.5. ConclusionsHighlight major (and not all) conclusions. Clearly bring out not only advantagesarising out of the work to be presented in the thesis but also give limitations of the work. Ifthere are no conclusions to be drawn, then enumerate the contributions of the work andchange the title of this section to Summary of the work. If you follow meticulously all theinstructions given herein you will realize a “good synopsis”. Please note if the synopsis iswritten well, a prospective examiner will not hesitate to say “yes” to review the proposed5/5thesis. It is recommended that you write the synopsis after writing the thesis (at least the firstdraft).6. List of Publications based on the research workList the publications arising out of the research work. Give complete details. UseIEEE format (vide reference section for examples). List only published or accepted papers.You may include papers under review. Do not include “papers under preparation”. ListInternational Journal publications first, followed by National Journal articles, InternationalConference articles and lastly articles presented in National Conferences. Patents arising outof the work can be included here.7. ReferencesList the references in the same order as they are referred to in the synopsis make sure allreferences listed here are properly referred in the text. Restrict the number of references toless than ten. Use IEEE format. The font for references should be times roman 10 with singleline spacing and paragraph formatting to be used is “hanging” with Justified. Examples aregiven below. Please note that reference [1] is a book, [2] is a patent, [3] is a journal article,[4] is an article published in a conference proceedings and [5] is a web page.[1] E. O. Doebelin, “Measurement Systems – Application and Design”, 5th ed., McGraw-Hill, New York,2004.[2] J. K. Gustafsson, “Analog-digital converter for a resistance bridge”, Patent U. S. 3960010, June 1, 1976.[3] B. Wang, T. Kajita, T. Sun and G. C. Temes, “High-Accuracy Circuits for On-chip Capacitive RatioTesting and Sensor Readout”, IEEE Trans. Instrum. & Meas., Feb. 1998, vol.47, no.1, pp. 16-20.[4] V. J. Kumar, N. M. Mohan and V. G. K. Murti, “Digital Converter for Push-pull type ResistiveTransducers”, Proc. IEEE IMTC 2005, Ottawa, Canada, May 17-19, 2005, pp.422-425.

[5] Data Sheet, PIC16F87XA, “28/40/44-Pin Enhanced Flash Microcontrollers”, Microchip Technology Inc.,2003. http://ww1.microchip.com/downloads/en/DeviceDoc/39582b.pdf8. Proposed contents of the thesisIn this section provide only the Chapter and Section titles of the proposed thesis.

Maximum one page only can be allotted for this section of the synopsis.