1
Keynote Address 3 “From MARTE to SystemC/VHDL” Jean-Luc DEKEYSER LIFL, University of Lille, France Chair: Ashraf SALEM, Egypt Abstract: This keynote will present the Gaspard2 model driven engineering framework for the co-design of component-based intensive signal processing applications on multiprocessor systems-on-chip. This framework is implemented as an Eclipse-based application using the Eclipse Modeling Framework. The input language of this framework is a subset of the MARTE standard UML profile with a clearly defined semantics dedicated to multidimensional data-flow applications. The hardware platform is also modeled with MARTE as well as the allocation of the application to the hardware platform. From the MARTE specification of the allocated application, Gaspard2 is able to automatically generate various codes for verification with synchronous reactive tools, simulation with SystemC or synthesis with VHDL. 978-1-4244-3477-0/08/$25.00 ©2008 IEEE

[IEEE 2008 3rd International Design and Test Workshop (IDT) - Monastir, Tunisia (2008.12.20-2008.12.22)] 2008 3rd International Design and Test Workshop - Keynote address 3: “From

  • Upload
    ashraf

  • View
    212

  • Download
    0

Embed Size (px)

Citation preview

Page 1: [IEEE 2008 3rd International Design and Test Workshop (IDT) - Monastir, Tunisia (2008.12.20-2008.12.22)] 2008 3rd International Design and Test Workshop - Keynote address 3: “From

Keynote Address 3

“From MARTE to SystemC/VHDL”

Jean-Luc DEKEYSER LIFL, University of Lille, France

Chair: Ashraf SALEM, Egypt Abstract: This keynote will present the Gaspard2 model driven engineering framework for the

co-design of component-based intensive signal processing applications on multiprocessor

systems-on-chip. This framework is implemented as an Eclipse-based application using the

Eclipse Modeling Framework. The input language of this framework is a subset of the MARTE

standard UML profile with a clearly defined semantics dedicated to multidimensional data-flow

applications. The hardware platform is also modeled with MARTE as well as the allocation of the

application to the hardware platform. From the MARTE specification of the allocated

application, Gaspard2 is able to automatically generate various codes for verification with

synchronous reactive tools, simulation with SystemC or synthesis with VHDL.

978-1-4244-3477-0/08/$25.00 ©2008 IEEE