hi3798cv2opb verb 2018 03 28 - 96Boards€¦ · 29/3/2018 · C43 100NF. PD BOOT_SEL2 PU BOOT_SEL0 PU BOOT_SEL1 SPI NOR eMMC(default) 000 011 JTAG (default) JTAG/TSI SEL By PIN_MUX

PCIE

PAGE26PAGE25

Board Size:160mm x 120mm x 1.6mm

WIFI(USB2.0)

LOW SPEED EXPANSION CONNECTORPAGE24

PAGE23 TS\JTAG\UART\SMART CARD

Power on board

Hi3798CV2OPB VER.B_V1.0.0.0

Hi3798CV200 Open Source Board

VER.B

Hi3798CV2OPB

PAGE22 RGMII

Unit 5 of Hi3798CV200(DDR3 PHY)Unit 4 of Hi3798CV200(USB2.0\USB3.0\COMBPHY\SATA\PCIE\U3)

Unit 3 of Hi3798CV200(RGMII\RMII\SDIO\TS)

Unit 2 of Hi3798CV200(HDMI TX\VDAC\ADAC)

Power Ctrl

USB2.0 & USB3.0

DDR Byte2 & Byte3

DDR Byte0 & Byte1

4 layers PCB with DDR3 8bit x 4

Block Diagram

Unit 1 of Hi3798CV200(FLASH\UART\IR\PWM\XTAL)

Unit 6 of Hi3798CV200(POWER)

DDR VTT

TF CARD\KEY\LED\IR

SPDIF\AUDIO BUFFER

HDMI2.0 TX\CVBSSPI NOR\EMMC

PAGE21

PAGE20

PAGE15

PAGE16

PAGE17

PAGE18

PAGE19

Power Tree

PAGE14

PAGE13

PAGE12

PAGE11

PAGE7

PAGE2

Title PagePAGE1

PAGE10

PAGE9

PAGE8

PAGE6

PAGE5

PAGE4

PAGE3

Power on board

03030001

HI3798CV2OPBTitle

Size Document Number R e v

Date: Sheet o f

Hoperun Technology Corporation

A3

1 26Thursday, March 29, 2018

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


SPDIF/AV/TSI

CPU

5V_VBUSIo=1.3A

MP2161

MP2143

MP2147

1.8V_EMMC

3V3

DEV_5V5V0_LSEC

5V0

1V5_DDR

USB3.0

5V0_DEV

MP1470

microUSB2.0 (UART)

12V_IN

12V0_PCIE

PMOSTPS54428

1V8_LSEC

Io=2ADCDC

12V_DC

PMOS

USB2.05V_VBUSIo=1.3A

Io=4A

DCDC

DCDC

Io=3A

Io=2A

Io=2A

Io=2A

Io=4A GPU & CORE

3V3_WIFI

SW

3V3_MOS

LDO

Power Tree

DCDC

DCDC

DCDC

MP1470

DCDC

MP2161

DCDC

Io=2A

MP1470

Io=2A

MP2161

DCDC

PMOS

Io=1.3ASW 5V_VBUS

SW

03030001

HI3798CV2OPBTitle


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Block Diagram

03030001

HI3798CV2OPBTitle


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


J29N

C

<D

EV

ICE

> 1

ID3

<DEVICE>

J28N

C

<D

EV

ICE

> 1

J39N

C

<D

EV

ICE

>

1

J36N

C

<D

EV

ICE

>

1

ID1

<DEVICE>

J38N

C

<D

EV

ICE

>

1

ID6

<DEVICE>

J30N

C

<D

EV

ICE

> 1

J34N

C

<D

EV

ICE

>

1

ID4

<DEVICE>J35

NC

<D

EV

ICE

>

1

ID5

<DEVICE>

J37N

C

<D

EV

ICE

>

1

ID2

<DEVICE>

Power on board

DC-DC 4A

HI3798CV2OPB

03030001

12V_DC_TAP

DEV_5V_TAP

12V_DC

12V_DC

DEV_5VDEV_5V

PWR_BTN_N

12V_IN

12V_IN

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Q4PMOS-SGD

IRF7416

1 S1

2 S2

3 S3

4 G 5D4

6D3

7D2

8D1

+

C321

100UF

12

D24RLED

led_smd_0805

S/LED/17_21_R7C_AN2Q1B_3T/EVERLIGHT

AK

C233

22UF

J3

PJ-063BH

11

22

R28 0.005

R164

10K

C192 100NFC

318100N

F

C1

100NF

C231

22UF

U23

TPS54428DDA

EN1

VFB2

VREG53

SS4

GND5

SW6VBST7

VIN8

PA

D9

R170 47K

C199

100NF

R168

100K

C207

22UF

R27

10K

R298

1ME

G

S6

1 2 3

4 5 6

78

C236

10UF

C14

1UF

F1

SSQ10

1 2

L12 3.3UHSPM50503R3MESH

C428

1UF

J18N

C

TSW_102_23_F_S A1

1

A2

2

C386

8.2NF

R208

22.1K

+

C217

220UF

12

R175 0.005

R299

1K

Q1NPN-BEC

MMBT4401LT1G1 B

2E

3C

J25N

C

TSW_102_23_F_S

A1

1

A2

2

R137

124K

D1D2-3_D

SM12T1

1

23

1%

1%

must be selected for the GPU power.

The 4A DC-DC with fast transient response(such as COT or ACOT control)

must be selected for the CPU power.

The 3A DC-DC with fast transient response(such as COT or ACOT control)

Vcpu=0.65V--1.15VPower on board

1%

Close to Hi3798CV200

Vgpu=0.65V--1.15V

Vo=1.50V

Vo=3.31V

Vo=5.2V

1%

1% 1%1%

1%1%

1%

1%

Close to Hi3798CV200

1%

1%

1%

1%

1%

1% 1%

1%

Vo=3.31V

1%

HI3798CV2OPB

03030001

5V0_TAP

DEV_5V

DEV_5V 1V8_LSEC

RST_BTN_N GPU_PWM

CPU_PWM

STANDBY_PWROFF

STANDBY_PWROFF

STANDBY_PWROFF

5V0

V_GPU

12V_IN

1V5_DDR3

5V0 3V3

5V0

5V0V_CPU

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


C9

10UF

C81

100NF

R219 0.005

C12

10UF

+

C242

100UF

12

C48

100NF

C302

10UF

C45

100NF

L1 2.2UH

R261 1K

C280

10UF

C53

100NF

R48 0 R303 75K

C240

10UF

C274

10UF

C282

2.2UF

C300

10UF

C50

10UF

L5 1UH

C86

100NF

R78 20K

R226

301K

C198

10UF

R246

15K

U6

QFN12_2X3

MP2145

SW11

OUT2

FB3

RAMP4

EN5

MODE/VCON6

PG7

VIN18

SW29

GND110

GND211

GND312

VIN213

C77 1UF

L3 2.2UH

C299

10UF

C20

10UF

L7 2.2UH

R301 75K

U7

SOT23_8

MP2161

PG1

VIN2

SW3

GND14

OUT5

GND26

FB7

EN8

R60 20K/NC

R216

150K

R32

301K

R146

11.5K

C267

10UF

R300

45.3K

R227

100K

R57

66.5K

C22

10UF

R157

200K

C19 2.2UF/NC

C7

100NF

R206 0

C271

10UF

R105

11.5K

+

C276

100UF

12

C84

100NF

C298

100NF

L2HSTB0036

4.7UH

R151 75K

R197

100K

R201

100K

U1

SOT23_8

MP2161

PG1

VIN2

SW3

GND14

OUT5

GND26

FB7

EN8

C260

10UF

C6

10NF

R166

15K

+

C18

100UF

12

R193

8.25K

C296

100NF

U38

SOT23_8

MP2161

PG1

VIN2

SW3

GND14

OUT5

GND26

FB7

EN8

R37

301K

R263 1K

C23

2.2UF

R194 0

R109 20K

R46 0

J13N

C

TSW_102_23_F_S

A1

1

A2

2

C44

10UF

C21

2.2UF

R82 20

U13

SOT23-8

MP2143

PG1

VIN2

SW3

GND14

OUT5

GND26

FB7

EN8

L13 2.2UH

U14

HSTB3053

MP1470

GND1

SW2

VIN3

FB4

EN5

BST6

R186

100K

C43

100NF

PD BOOT_SEL2

BOOT_SEL0PU

PU BOOT_SEL1SPI NOR

eMMC(default)

000

011

JTAG

(default)JTAG/TSI SEL By PIN_MUX0

1

FunctionJTAG_SEL

BOOT FROM

NAND FLASH001

BOOT_SEL[2:0]

Reserved

SPI NAND

tSD

Others

100

010

Vo=5.22V

PD

Power Ctrl

Power On

Power Off

STANDBY_PWROFF

0

1

JTAG_SEL

1%

1%

HI3798CV2OPB

03030001

MUTEBOOT_SEL1

BOOT_SEL2

BOOT_SEL0

STANDBY_PWROFF

STANDBY_PWROFF

DRAM_STB_CTL

3V3_MOS

3V3_MOS

12V_IN

5V0_DEV3V3_MOS3V3

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


R95

8.25K

J20

A11

A22

R220

4.7K

R76

45.3K

R134 20K

J21

A11

A22

R202

100K

L10 4.7UH

SPM50504R7MESHC

4610U

F

R247 1K

R123

15K

R102 75K

R222 1K

Q11

PMOS-GSD

IRLML6401TR

1G

2S 3D

C295

2.2UF

Q2NPN-BEC

BC847AE6327

1 B

2E

3C

U17

HSTB3053

MP1470

GND1

SW2

VIN3

FB4

EN5

BST6

R221

1K

C52

100NF

R124

15K

C247 1UF

R121 10K

R190

1K/N

C

R156

15K

R103 20

C67

100NF

C258

220NF

J19

A11

A22

+

C297

100UF

12

3.3V +-3%DDR3 8 Bit*4

DDR Config

Hi3798CV2DMB

Demo Board

LSADC1: used as Hardware Version detected

LSADC0: used as Key input or Power detected

Input Voltage Range: 0V - 3.3V( > 3.63V is forbidden)

20ppm is required

*****Low Speed ADC Information*****

System Oscillator

Hardware Version

Unit 1 of Hi3798CV200(FLASH/UART/IR/PWM/XTAL)

Voltage

HI3798CV2OPB

03030001

GPU_PWM

CPU_PWM

STANDBY_PWROFF

XIN

XIN

XOUT

XOUT

DEMO_VER

GPIO5_5

SF_SDO_IO0/GPIO2_4SF_CLK/GPIO2_3

GPIO1_5

SF_CSN/GPIO2_1

SF_SDI_IO1/GPIO2_0

SF_HOLDN_IO3/GPIO2_2

I2C0_SCL

I2C0_SDA

GPIO1_0

SF_WPN_IO2/GPIO1_7

SIM0_DATASIM0_DETSIM0_PWRENSIM0_RST

SIM0_CLK

UART0_TXDUART0_RXD

STB_KEY

LED_BT

LED_IO5_2LED_IO5_1

IR_IN

EMMC_DSEMMC_RSTN

EMMC_D7

EMMC_D6

EMMC_D5

EMMC_D4EMMC_D3

EMMC_D2

EMMC_D1

EMMC_D0

EMMC_CCMDEMMC_CLK

3V3_MOS

FLASH_3318

3V3

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Sys

of

U3F

BGA433-32-2323-MVHI3798CV200

SF_CSN/GPIO2_1Y22

SF_SDI_IO1/GPIO2_0Y23 SF_SDO_IO0/GPIO2_4

AA23 SF_CLK/GPIO2_3W23

SF_WPN_IO2/GPIO1_7AB23

SF_HOLDN_IO3/GPIO2_2AA22

GPIO3_2/I2C0_SDA/PMC_CPU1U20GPIO12_7/PMC_CPU0F3

GPIO3_3/I2C0_SCL/PMC_GPU0U21

GPIO1_6/PMC_CORE0W18DVDD3318_EMMC_2

V18 DVDD3318_EMMC_1V17

NF_DQ4/EMMC_CDATA5/GPIO0_3AC18

NF_DQ2/EMMC_CDATA6/GPIO0_5AC19

NF_DQ5/EMMC_CDATA0/GPIO0_2AA18



NF_DQ0/EMMC_CDATA7/GPIO0_7AB20

NF_DQ7/EMMC_CDATA3/GPIO0_0Y17

UART0_TXD/GPIO5_7Y16 UART0_RXD/GPIO5_6

AA15

GPIO5_6/IR_INAC14

GPIO5_4/LSADC1Y14GPIO5_3/LSADC0Y15

GPIO5_2AA14

GPIO5_5/LED_KEYAB14

XOUTAB16XINAC16

FUNC_SELY13

STB_PWROFFAA13

NF_WEN/GPIO1_0AA20 NF_ALE/EMMC_CCMD/GPIO1_1AC21

NF_CSN/EMMC_RST/GPIO1_3AC22

NF_CLE/EMMC_CCLK_OUT/GPIO1_2AB21

NF_REN/EMMC_DATA_STROBE/GPIO1_4AA21 NF_RDY/EMMC_CARD_POWER_EN/GPIO1_5

Y19

NF_DQ3/EMMC_CDATA1/GPIO0_4AB18

GPIO5_1/LED_DATAAB13GPIO5_0/LED_CLKAC13

GPIO2_7/SIM0_RSTV21GPIO3_1/SIM0_PWRENV22GPIO2_5/SIM0_DETW21GPIO2_6/SIM0_DATAW20GPIO3_0/SIM0_CLKV23

X1

24MHZ

11

2GND1

33

4GND2

R83 33

R33

1ME

G

R179

10KR

1804.7K

/NC

C265 20PF

C266 20PF

C263

10NF

C197

2.2UF

R107

1K

3.All equivalent capacitance of ESD components should be < 0.35pF.

2.Differential pairs should be routed on TOP layer only.

A.routing1.Route as 100 Ohm differential impedance.

Note: EMI-600ohm@100MHz

and 24K +/-1% precision for quarter current model1.VIDEO REXT resistor should be 12K +/-1% precision for full current model,

and isolated from all other traces.1.VREF should be traced as short as possible,

B.AUDIO

and isolated from all other traces.2.REXT/COMP should be traced as short as possible,

A.VIDEO

Unit 2 of Hi3798CV200(HDMI TX/VDAC/ADAC)

** Audio & Video Design guideline **

1%

Note: EMI-600ohm@100MHz

1.REXT resistor should be 3K Ohm +/-1%.

2.ESD components are suggested for ports protection.

2.Match trace length of differential pairs, 5 mils max within a pair.

** HDMI Design guideline **

1.The length for the differential pairs should be less than 5 inches.

C.component selection

B.trace length

HI3798CV2OPB

03030001

AVDD11_PLL_HDMITX

AVDD33_HDMITX

MUTE

ADAC_VOUTL

SPDIF_OUT

ADAC_VREFC

HDMITX_REXT

CVBS

VDAC_IEFR

ADAC_VOUTR

HDMI_TX0N

HDMI_TXCNHDMI_TXCP

HDMI_TX0PHDMI_TX1NHDMI_TX1PHDMI_TX2NHDMI_TX2P

HDMI_TX_SCLHDMI_TX_SDAHDMI_TX_HOTPLUGHDMI_TX_CEC

V_GPU

3V3_MOS3V3_MOS

3V3_MOS

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


LB2

BLM15BD601SN1D

1 2

C89

100NF

R182 24K

R290 3K

C187

10NF

LB1

BLM15BD601SN1D

1 2

C209

1UF

C88

100NF

C283

10UF

C107

2.2UF

C25

2.2UF

C208 1UF

Aud

io &

Vid

eo

of

U3E

BGA433-32-2323-MVHI3798CV200

AVSS_VDAC_2C20

VDAC_NG17

AVDDH_HDMITXE14

AVSS_HDMITX_7H14AVSS_HDMITX_6E15AVSS_HDMITX_5E13AVSS_HDMITX_4D14AVSS_HDMITX_3D12AVSS_HDMITX_2C14AVSS_HDMITX_1C12AVSS_PLL_HDMITXG15

AVDD_PLL_HDMITXH15AVDD_HDMITXG14

GPIO9_5/HDMITX_CECC16GPIO9_2/HDMITX_HOTPLUGA17GPIO9_3/HDMITX_SDAB16GPIO9_4/HDMITX_SCLA16

HDMITX_REXTE16

HDMI_TXCPD15HDMI_TXCNC15HDMI_TX2PB12HDMI_TX2NA12HDMI_TX1PD13HDMI_TX1NC13HDMI_TX0PB14HDMI_TX0NA14

AVSS_ADAC_2C18 AVSS_ADAC_1B19

AVDD33_ADACD18

ADAC_VREFDACG16

ADAC_OUTLA19

ADAC_OUTRB18

SPDIF_OUT/GPIO9_1B17 GPIO9_0/JTAG_SELC17

AVSS_VDAC_1C19

AVDD33_VDACE19

VDAC_IREFD19

VDAC_0B20

AVSS_VDAC_3D20

Note: n=0,1 for RGMII0 & RGMII1

Pin Mux Settingin HiRegBin Tool

RGMIIn_TXCKRGMIIn_TXD0RGMIIn_TXD1RGMIIn_TXD2RGMIIn_TXD3RGMIIn_TXEN

RGMIIn_TXCK_1V8RGMIIn_TXD0_1V8RGMIIn_TXD1_1V8RGMIIn_TXD2_1V8RGMIIn_TXD3_1V8RGMIIn_TXEN_1V8

Connect to 3V3 Power

GE PHY 3V3 IO

Connect to 1V8 Power

GE PHY 1V8 IOItem

DVDD3318_RGMIIn_2DVDD3318_RGMIIn_1

1. DVDD33_SDIO1_LDO is the Input of the inside LDO which is power supply for IO of SDIO1,and DVDD3318_SDIO1_LDO_DECAP is the decap pin of the LDO,

Unit 3 of Hi3798CV200(RGMII/RMII/SDIO/TS)

connect to 1V8 power if 1V8 IOs are needed, or connect to 3V3 power.

***** Design Notes *****

eg3. All IOs are used as 3V3 IOs, DVDD33_SDIO1_LDO and DVDD3318_RGMII0 should be both connected to 3V3 power,DVDD3318_SDIO1_LDO_DECAP needn't be care, NC is OK.

DVDD3318_RGMII0 should be connect to 1V8.DVDD3318_SDIO1_LDO_DECAP should be connect 2.2uF to GND,

eg2. if RGMII0 in 1V8 IOs is used, DVDD33_SDIO1_LDO should be connected to 3V3 power,

DVDD3318_SDIO1_LDO_DECAP should be connect 2.2uF to GND.eg1. if SDIO1 is used as SDIO3.0, DVDD33_SDIO1_LDO should be connected to 3V3 power,

2. DVDD3318_RGMII0 is the power supply pin of J23/J21/K23/K22/K21/K20/L23/L21/M23/M22/L20,

connect 2.2uF to GND if 1V8 IOs are needed, others NC is OK.

HI3798CV2OPB

03030001

PCM_SYNC_CPU

TXCKP1

BOOT_SEL1BOOT_SEL2

BOOT_SEL0

PCM_CLK_CPU

CPU_WAKE_PCIE

PCIE_PWR_EN

PCIE_RSTGPIO4_5

BT_UART_TX

BT_UART_RX

BT_UART_CTS

SPIO_SDO

PCM_CLK

GPIO3_7

SPIO_SCLKSPIO_CSN

PCM_IN

I2C2_SDAI2C2_SCL

SPIO_SDI

BT_UART_RTS

PCM_SYNC

PCM_OUT

TSI0_D4

TSI0_D2TSI0_D3

TSI0_D5

DEMO_RST

TSI0_D6

TSI0_VALID

TSI0_D0

TSI0_CLK

TSI0_D1

TSI0_D7

TSI0_SYNC

RGMII1_RST

RGMII1_MDIORGMII1_MDCK

RGMII1_RXD1RGMII1_RXD2

RGMII1_TXCK

RGMII1_RXCK

RGMII1_RXDV

RGMII1_TXEN

RGMII1_TXD3RGMII1_TXD2RGMII1_TXD1RGMII1_TXD0

RGMII1_RXD0

RGMII1_RXD3

LED_IO10_6

LED_IO6_3

RECOVERYWIFI_WPS

LED_WIFI

SDIO0_CARD_DETECT

SDIO0_CDATA1SDIO0_CDATA0

SDIO0_CCLK_OUT

SDIO0_CCMD


SDIO0_PWRENSDIO0_LDO_3318_DECAP

3V3_MOS

3V3_MOS

3V3_MOS

3V3_MOS

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


C211

1UF

R223 33

R69 33

R74 33

3 x 2bit8-Line FBC9-Line FBC

TSI2_CLKTSI1_VALID

GPIO(RST)

GPIO(RST)

GPIO(INT)GPIO(INT)

1/2bit TSI

TSI2_D0TSI2_VALID

Parellel

TSI0_D2

TSI3_VALID

TSI0_D0TSI0_D0

TSI1_D0

TSI0_CLK

TSI1_CLK

TSI2_CLK

TSI1_D0

I2C1_SCLI2C1_SCLI2C1_SDAI2C1_SDATSI2_CLKTSI2_D0TSI2_D0

TSI3_D0

TSI3_CLK

TSI3_D0

I2C1_SDAI2C1_SCLTSI0_CLK

TSI0_D0TSI0_D1TSI0_VALID

TSI1_CLKTSI1_D0TSI1_D1

TSI2_D1TSI2_VALID

MISC Interface of

3 x 1bitSDIO WiFi

TSO

TSO1_SYNC

TSO1_VALIDTSO1_CLKTSO1_D0

TSI5_VALID

UART2_RTSNUART2_TXD

UART2_RXD

UART2_CTSN

I2C2_SCLI2C2_SDAI2S0_MCLKI2S0_WS

I2S0_DOUTI2S0_BCLK

TSI5_D0TSI2_D1/TSI2_SYNCI2S0_DIN

SDIO1_CARD_POWER_ENSDIO1_CWPRSDIO1_CDATA1SDIO1_CDATA0

SDIO1_CCLK_OUT

SDIO1_CCMDSDIO1_CDATA3SDIO1_CDATA2

SDIO1_CARD_DETECT

TSI0_D7TSI0_D6TSI0_D5TSI0_D4TSI0_D3

TSI0_D1TSI0_D0

TSI0_CLKTSI0_SYNCTSI0_VALID

I2C2_SCLI2C2_SDADEM0_RST

GPIO

TSI3_D1/TSI3_SYNC

TSI3_D0TSI3_CLKTSI3_VALIDI2C4_SCL

I2C4_SDA

TSI2_D0TSI2_CLKTSI2_VALIDI2C3_SCL

I2C3_SDA

GPIO

TSI5_CLKTSI4_VALIDTSI4_D0TSI4_CLK

TSI3_VALID

TSI3_D0TSI3_CLKI2C2_SCLI2C2_SDA

1/2bit TSI

TSI0_VALID

TSI1_VALID

I2C1_SDAI2C1_SCLTSI0_VALID

TSI0_CLKTSI0_D0TSI0_SYNC/TSI0_D1

GPIOI2C2_SDAI2C2_SCLTSI1_VALIDTSI1_CLKTSI1_D0TSI1_SYNC/TSI1_D1

GPIO

U3D

BGA433-32-2323-MV HI3798CV200

RGMII0_RXCK/RMII0_MDIO/GPIO6_2J23

DVDD3318_SDIO1_LDO_DECAPG19

GPIO8_6/JTAG_TMSB22

GPIO9_6/JTAG_TRSTNC21 GPIO8_7/JTAG_TDIA22

GPIO8_2/I2C2_SDAC23 GPIO8_1/I2C2_SCLE20

GPIO8_3C22

GPIO7_6/TSO0_VALIDE23 GPIO7_5/TSO0_SYNCE22 GPIO7_4F21

GPIO8_5/JTAG_TCKD21 GPIO8_4B23

DVDD3318_SDIO0_LDO_DECAPF5RGMII0_MDIO/RMII0_RST/GPIO4_0

L20 RGMII0_MDCK/RMII0_TXD1/GPIO4_1M22

RGMII0_RST/RMII0_TXD0/GPIO4_2M23

DVDD33_SDIO0_LDOG6

GPIO12_6/SDIO0_CARD_DETECTC1

GPIO3_7/SDIO0_CWPRE4

SPI0_SCLK/GPIO7_0G22 SPI0_CSN/GPIO7_1F23

RGMII0_TXEN/RMII0_TXEN/GPIO4_3L21

RGMII0_TXCK/RMII0_REFCLK_N/GPIO6_1J21

RGMII0_TXCK_N/RMII0_REFCLK/GPIO6_0K23

GPIO11_5/RGMII1_RXDVB1

RGMII0_RXD3/GPIO6_3H20 RGMII0_RXD2/GPIO6_4H22 RGMII0_RXD1/GPIO6_5H23

SPI0_SDO/GPIO7_3G21

RGMII0_RXD0/GPIO6_6H21

GPIO10_0/RMII1_RXDV/RGMII1_RSTA7

GPIO11_4/RGMII1_RXD0C2

GPIO11_2/RGMII1_RXD2A2

GPIO11_1/RGMII1_RXD3C4

GPIO11_3/RGMII1_RXD1B2

RGMII0_RXDV/GPIO6_7G23

GPIO11_0/RMII1_MDIO/RGMII1_RXCKB3

BOOT_SEL0/GPIO10_1/RMII1_TXEN/RGMII1_TXENC7

RGMII0_TXD0/RMII0_MDCK/GPIO4_7K22

RGMII0_TXD2/RMII0_RXD0/GPIO4_5K20

RGMII0_TXD3/RMII0_RXDV/GPIO4_4L23

GPIO10_4/RMII1_RXD1/RGMII1_TXD1A5

BOOT_SEL1/GPIO10_2/RMII1_TXD1/RGMII1_TXD3B6

GPIO10_5/RMII1_MDCK/RGMII1_TXD0A4

BOOT_SEL2/GPIO10_3/RMII1_TXD0/RGMII1_TXD2C6

RGMII0_TXD1/RMII0_RXD1/GPIO4_6K21

GPIO10_6/RMII1_REFCLK/RGMII1_TXCK_NC5GPIO10_7/RMII1_REFCLK_N/RGMII1_TXCKB4

GPIO11_6/RMII1_RST/RGMII1_MDIOD7GPIO11_7/RMII1_RXD0/RGMII1_MDCKD5

GPIO3_6/SDIO0_CARD_POWER_END3

GPIO12_4/SDIO0_CDATA3F1GPIO12_5/SDIO0_CDATA2F2GPIO12_0/SDIO0_CDATA1D2GPIO12_1/SDIO0_CDATA0D1GPIO12_3/SDIO0_CCMDE3

GPIO12_2/SDIO0_CCLK_OUTE1

DVDD3318_RGMII0_2K19 DVDD3318_RGMII0_1L19

DVDD33_SDIO1_LDOH19

SPI0_SDI/GPIO7_2G20

GPIO9_7/JTAG_TDOA21

GPIO7_7/TSO0_CLKE21

DVDD3318_RGMII1_2D6DVDD3318_RGMII1_1E6

GPIO8_0/TSO0_D0D23

R73 33

C10

2.2UF

R187 33

R72 33

C308

100NF

R178 33

R71 33

C212

100NF

R38 33

R70 33

C90

100NF

RN1 331234 5

678

R30 33

C26 2.2UF

R39 33

USB_BOOT:USB1


1.Route as 90 Ohm differential impedance.

A.routing


1.Route as 100 Ohm differential impedance.

A.routing

Unit 4 of Hi3798CV200(USB2.0/USB3.0/COMBPHY(SATA/U3/PCIE))

** SATA&PCIE Design guideline **

2.PCIE:The value of capacitors for AC coupling should be <=200nF,default 100nF

1.SATA:The value of capacitors for AC coupling should be <=12nF,default 10nF

1.USB2.0 REXT resistor should be 133 ohm +/-1% and USB3.0 133 ohm +/-1%

2.Match trace length of DP and DM differential pairs, 10 mils max within a pair.

3.Equivalent capacitance of ESD component should be < 1.5pF.

2.ESD components are suggested for ports protection.


** USB Design guideline **


B.trace length

B.trace length



2.Match trace length of DP and DM differential pairs, 10 mils max within a pair.

HI3798CV2OPB

03030001

USB_BOOT

PCIE_CLK+PCIE_CLK-

PCIE_CLKPPCIE_CLKN

PCIE_TXPPCIE_TXN

USB3_TXPUSB3_TXN

AVDD33_COMB

AVDD11_COMB

AVDD11_USB3

USB01_REXT

USB0_DMUSB0_DP

USB2_REXT

USB3_RXNUSB3_RXP

PCIE_TX-PCIE_TX+

PCIE_RXPPCIE_RXN

PCIE_CLKP_R

PCIE_CLKN_R

GPIO3_4

USB1_DPUSB1_DM

WIFI_USBNWIFI_USBP

WIFI_RESET

V_GPU

V_GPU

3V3_MOS

3V3_MOS

3V3_MOS

3V3_MOS

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


C42

100NF

R149 0

C29

2.2UF

C193 100NF

C32

2.2UF

LB19

BLM15HB221SN1D

1 2

C31

2.2UF

HB

US

of

SATA3.0

PCIE_TXPPCIE_TXN

PCIE_RXPPCIE_RXN

SATA_TXPSATA_TXN

SATA_RXPSATA_RXN

USB_TXPUSB_TXN

USB_RXPUSB_RXNUSB3.0PCIE2.0

U3C

BGA433-32-2323-MVHI3798CV200

COMB_RXPP22

USB2_REXTP19

AVDD33_USB3E11

AVDD33_USB2M19

AVDD33_COMBR19

AVDD_USB3H13

USB3_TXPC11 USB3_TXND11

AVDD33_USB01E9

AVSS_USB01_2D8 AVSS_USB01_1C8

USB01_REXTE8

USB_BOOTV20

USB2_DPN20USB2_DNN21

AVSS_USB2_3N19AVSS_USB2_2M21AVSS_USB2_1M20

AVSS_USB3_3G13 AVSS_USB3_2D10 AVSS_USB3_1C10

USB3_RXPA10 USB3_RXNB10

USB0_DPC9 USB0_DND9

USB1_DPB8 USB1_DNA8

PCIE_REFCLKPT22PCIE_REFCLKNT23

GPIO3_4/SATA0_PWRENU22GPIO3_5/SATA0_LED_NU23

AVSS_COMB_6T21AVSS_COMB_5T20AVSS_COMB_4T19AVSS_COMB_3R17AVSS_COMB_2P21AVSS_COMB_1P20

AVDD_COMBP17

COMB_TXPR20COMB_TXNR21

COMB_RXNP23

R79 133

R148 0C

97100N

F

R407 0

R211 0

C93

100NF

LB20

BLM15HB221SN1D

1 2

C92

100NF

C75 100NFR147 49.9

LB15

BLM15HB221SN1D

1 2

C178 100NFR144 49.9

R110 1K

S3

0

1

2

3

4

C28

2.2UF

C194 100NF

C91

100NF

R212 0C

95100N

F

R80 133

3.The ciruit of DDR_VREF_CA and DDR_VREF_DQ must be independent.

1. Please copy hisilicon demo board completely

B.Layout suggestion

5.3V3 DDRPLL is needed.

4.Please copy the decoupling capacitor design from hisilicon demo board.

2.Hi3798CV200 supports up to 2GB DDR3.

1.Hi3798CV200 supports DDR3/DDR3L/DDR4

A.general suggestion

** DDR Design guideline **

Unit 5 of Hi3798CV200(DDRC)

The value and part number of capacitors must be mached in PCB

HI3798CV2OPB

03030001

DDR0_ZQ

DDR0_PLL

DDR0_BA1

DDR0_ADDR0

DDR0_ADDR15

DDR0_ADDR10

DDR0_BA2

DDR0_BA0

DDR0_ADDR3

DDR0_ADDR5

DDR0_CLK0_NDDR0_CLK0_P

DDR0_ADDR4

DDR0_ADDR1

DDR0_ADDR8

DDR0_ADDR14

DDR0_ADDR6

DDR0_ADDR11

DDR0_ADDR2

DDR0_ADDR7

DDR0_ADDR9

DDR0_ADDR13

DDR0_CS0N

DDR0_CASNDDR0_RASN

DDR0_ODT0

DDR0_WEN

DDR0_CKE0

DDR0_ADDR12

DDR0_DQ31

DDR0_DQ30

DDR0_DQ29

DDR0_DQ28

DDR0_DQ27

DDR0_DQ26

DDR0_DQ25

DDR0_DQ24

DDR0_RESET_N

DDR0_DQS3_PDDR0_DQS3_N

DDR0_DM3


DDR0_DM2

DDR0_DQ23

DDR0_DQ22

DDR0_DQ21

DDR0_DQ20

DDR0_DQ19

DDR0_DQ18

DDR0_DQ17

DDR0_DQ16

DDR0_DQ7

DDR0_DQ6

DDR0_DQ5

DDR0_DQ4

DDR0_DQ3

DDR0_DQ0

DDR0_DQ1

DDR0_DQ2


DDR0_DM0

DDR0_DQ15

DDR0_DQ8

DDR0_DQ9

DDR0_DQ10

DDR0_DQ11

DDR0_DQ12

DDR0_DQ13

DDR0_DQ14

DDR0_DM1

DDR0_DQS1_NDDR0_DQS1_P

3V3_MOS

1V5_DDR3

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


C69

100NF

C98

100NF

C241

10UF

C322

470NF

C179

100NF

R209 240

C36

1UF

C184

100NF

C37

470NF

C180

100NF

LB3

BLM15BD601SN1D

12

C34

100NF

DDR0_DM1

DDR4 2x164 Layers

DDR0_DQ8

DDR3 4x8

DDR0_DQ3

DDR0_DQ16

DD

RC

of

DDR0_DM0

DDR0_DM2DDR0_DM3

4 Layers4 Layers

DDR0_DQ1DDR0_DQ7

DDR0_DM3DDR0_DM2DDR0_DM1DDR0_DM0

DDR0_BG0

DDR0_A14DDR0_A15DDR0_BA1

DDR0_A1DDR0_A10

DDR0_A12

DDR0_A11DDR0_ACTDDR0_A8DDR0_A3DDR0_A2DDR0_A13DDR0_A6DDR0_A7DDR0_BA0DDR0_A5DDR0_A4DDR0_A0DDR0_A9DDR0_A16

DDR0_DQ26DDR0_DQ29DDR0_DQ24DDR0_DQ25DDR0_DQ28DDR0_DQ27DDR0_DQ30DDR0_DQ31DDR0_DQ19DDR0_DQ20DDR0_DQ21DDR0_DQ22DDR0_DQ17DDR0_DQ16DDR0_DQ23DDR0_DQ18DDR0_DQ12DDR0_DQ9DDR0_DQ0DDR0_DQ11DDR0_DQ10DDR0_DQ13DDR0_DQ14DDR0_DQ15DDR0_DQ7DDR0_DQ4DDR0_DQ5DDR0_DQ2DDR0_DQ3DDR0_DQ6

DDR0_DQ28DDR0_DQ20DDR0_DQ30DDR0_DQ23DDR0_DQ29DDR0_DQ17DDR0_DQ31DDR0_DQ25DDR0_DQ22DDR0_DQ27DDR0_DQ21DDR0_DQ24DDR0_DQ18DDR0_DQ26DDR0_DQ19DDR0_DQ0DDR0_DQ14DDR0_DQ4DDR0_DQ9DDR0_DQ1DDR0_DQ12DDR0_DQ5DDR0_DQ8DDR0_DQ10DDR0_DQ2DDR0_DQ13

DDR0_DQ15DDR0_DQ6DDR0_DQ11

DDR3 2x16

U3B

BGA433-32-2323-MVHI3798CV200

VDDIO_DDR_4V7

VDDIO_DDR_6V11VDDIO_DDR_5V10

VDDIO_DDR_2V5

VDDIO_DDR_3V6

AVDD_DDRPLL1M9

DDR0_ZQW13

DDR0_RESET_NW10

DDR0_CS1_NW8DDR0_CS0_NW9

DDR0_ODT1Y6DDR0_ODT0Y7

DDR0_CKE1Y5DDR0_CKE0AC4

DDR0_CLK0_PAB3DDR0_CLK0_NAC3

DDR0_DQS0_NK2

DDR0_A1Y11 DDR0_A0AA9

DDR0_DQ9H2 DDR0_DQ8K4 DDR0_DQ7K5 DDR0_DQ6H3 DDR0_DQ5N3 DDR0_DQ4J4 DDR0_DQ3N1 DDR0_DQ2G1 DDR0_DQ1M4 DDR0_DQ0G5

DDR0_A10Y9

DDR0_A2AB10

DDR0_BA1W11 DDR0_BA0AA7

DDR0_BA2AB8

DDR0_DM0N5

DDR0_DM1H5

DDR0_DM2W2

DDR0_DM3R1

DDR0_CAS_NAA5

DDR0_RAS_NAA4

DDR0_WE_NY8

AVSS_DDRPLL2R10AVSS_DDRPLL1N9

AVDD_DDRPLL2R11

VDDIO_DDR_16U6VDDIO_DDR_15T6

VDDIO_DDR_13P6VDDIO_DDR_12N6VDDIO_DDR_11L6VDDIO_DDR_10K6VDDIO_DDR_9W6VDDIO_DDR_8W5

VDDIO_DDR_1J6

VDDIO_CK_DDR0R9

DDR0_DQS3_PV1DDR0_DQS3_NV2DDR0_DQS2_PU2DDR0_DQS2_NU3DDR0_DQS1_PL1DDR0_DQS1_NL2DDR0_DQS0_PK3

DDR0_A9AB12 DDR0_A8AC6 DDR0_A7

AA11 DDR0_A6AB6 DDR0_A5

AC10 DDR0_A4AB5 DDR0_A3

AA10

DDR0_A15AC9 DDR0_A14

AA12 DDR0_A13AC12 DDR0_A12

AB7 DDR0_A11W12

DDR0_DQ31T3 DDR0_DQ30

AA2 DDR0_DQ29R3 DDR0_DQ28Y1 DDR0_DQ27P4 DDR0_DQ26Y3 DDR0_DQ25P5 DDR0_DQ24

W3 DDR0_DQ23AB1 DDR0_DQ22

P2 DDR0_DQ21AB2 DDR0_DQ20

T5 DDR0_DQ19V4 DDR0_DQ18R2 DDR0_DQ17U4 DDR0_DQ16R4 DDR0_DQ15J2 DDR0_DQ14

M2 DDR0_DQ13H1 DDR0_DQ12L5 DDR0_DQ11G4 DDR0_DQ10M3

VDDIO_DDR_7V12

VDDIO_DDR_14V8

C35

1UF

C213

1UF

C214

1UF


Unit 6 of Hi3798CV200(POWER/VSS)

HI3798CV2OPB

03030001

DVDD_STANDBY_LDO_DECAP

AVDD11_PLL

AVDD33_PLL

V_GPU

V_GPU

V_GPU

3V3_MOS

3V3

3V3_MOS

V_CPU

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


C51

10UF

C219

1UF

C228

1UF

C196

10NF

VS

S o

fU3A

BGA433-32-2323-MVHI3798CV200

VSS_103Y4VSS_102Y21VSS_101Y20VSS_100Y2VSS_99Y18VSS_98Y12VSS_97Y10VSS_96W7VSS_95W4VSS_94W22VSS_93W19VSS_92W17VSS_91W15VSS_90W14VSS_89V9VSS_88V3VSS_87V13VSS_86U5VSS_85T4VSS_84T2VSS_83T1VSS_82R6VSS_81R5VSS_80R12VSS_79P9VSS_78P3VSS_77P16VSS_76P15VSS_75P12VSS_74P11VSS_73P10VSS_72N4VSS_71N2VSS_70N17VSS_69N15VSS_68N12VSS_67N11VSS_66N10VSS_65M6VSS_64M5VSS_63M15VSS_62M12VSS_61M11VSS_60M10VSS_59L9VSS_58L4VSS_57L3VSS_56L22VSS_55L15VSS_54L12VSS_53L11VSS_52L10

VSS_51K15 VSS_50K12 VSS_49K1 VSS_48J5 VSS_47J3 VSS_46

J22 VSS_45J20 VSS_44J19 VSS_43J16 VSS_42J15 VSS_41J14 VSS_40J13 VSS_39J12 VSS_38H6 VSS_37H4 VSS_36

H17 VSS_35H16 VSS_34H12 VSS_33G3 VSS_32G2 VSS_31

G12 VSS_30F4 VSS_29

F22 VSS_28F20 VSS_27E7 VSS_26E5 VSS_25E2 VSS_24D4 VSS_23

D22 VSS_22D16 VSS_21C3 VSS_20B7 VSS_19B5 VSS_18

B21 VSS_17AC7 VSS_16

AC23 VSS_15AC2 VSS_14

AC15 VSS_13AC1 VSS_12AB9 VSS_11AB4 VSS_10

AB22 VSS_9AB19 VSS_8AB15 VSS_7AB11 VSS_6AA8 VSS_5AA6 VSS_4AA3 VSS_3

AA16 VSS_2A23 VSS_1A1

C216

1UF

C225

1UF

C227

1UF

C290

10UF

C215

1UF

C224

1UF

C38 2.2UF

C286

10UF

/NC

C323

10UF

C221

1UF

LB21

BLM15HB221SN1D

1 2 C284

10UF

C223

100NF

C287

10UF

LB22

BLM15HB221SN1D

1 2

C106

100NF

C289

100NF

C220

1UF

C226

1UF

PW

R

of

U3G

BGA433-32-2323-MVHI3798CV200

AVSS_PLL_2R15

DVDD_GPU_2M17

VDD_11L13

DVDD_CPU_12K11DVDD_CPU_11K10

VDD_6N14

VDD_8P14

VDD_5N13

VDD_9R13

VDD_4M14

VDD_10K14

VDD_3M13VDD_2L14VDD_1K13

DVDD33_5V19

DVDD_STANDBY_LDO_DECAPV14

AVDD_PLLR16

AVDD33_PLLV16

DVDD_CPU_1G9

DVDD_CPU_2G10

DVDD_GPU_8M16DVDD_GPU_7L17DVDD_GPU_6L16DVDD_GPU_5K17DVDD_GPU_4K16DVDD_GPU_3J17

DVDD_CPU_10K9DVDD_CPU_9J11DVDD_CPU_8J10DVDD_CPU_7J9DVDD_CPU_6H11DVDD_CPU_5H10DVDD_CPU_4H9DVDD_CPU_3G11

DVDD33_STANDBY_1V15

DVDD33_4U19

DVDD33_2F19 DVDD33_1D17

VDD_7P13

DVDD_GPU_1N16

VDD_12R14

AVSS_PLL_1W16

C222

100NF

C11

100NF

/NC

C218

1UF

C195

10NF

C285

10UF

C108

100NF



DDR Byte0 & Byte1

HI3798CV2OPB

03030001

DDR_VREF_B_DQ

DDR_VREF_B_DQ

DDR_VREF_B_CA

DDR_VREF_B_CA

DDR_VREF_A_DQ

DDR_VREF_A_DQ

DDR_VREF_A_CA

DDR_VREF_A_CA

DDR0_DQ7DDR0_DQ6DDR0_DQ5DDR0_DQ4DDR0_DQ3

DDR0_DQ0DDR0_DQ1DDR0_DQ2


DDR0_DM0

DDR0_DQ15

DDR0_DQ8DDR0_DQ9DDR0_DQ10DDR0_DQ11DDR0_DQ12DDR0_DQ13DDR0_DQ14

DDR0_DM1

DDR0_DQS1_NDDR0_DQS1_P

DDR0_CKE0_1

DDR0_CKE0_1

DDR0_BA1

DDR0_BA1

DDR0_ADDR12_1

DDR0_ADDR12_1

DDR0_ODT0_1

DDR0_ODT0_1

DDR0_ADDR0

DDR0_ADDR0

DDR0_ADDR15

DDR0_ADDR15

DDR0_ADDR10

DDR0_ADDR10

DDR0_WEN_1

DDR0_WEN_1

DDR0_BA2

DDR0_BA2DDR0_BA0

DDR0_BA0

DDR0_ADDR3

DDR0_ADDR3

DDR0_ADDR5

DDR0_ADDR5

DDR0_CLK0_N

DDR0_CLK0_N

DDR0_CLK0_P

DDR0_CLK0_P

DDR0_ADDR4

DDR0_ADDR4DDR0_ADDR1

DDR0_ADDR1

DDR0_ADDR8

DDR0_ADDR8

DDR0_ADDR14

DDR0_ADDR14

DDR0_ADDR6

DDR0_ADDR6

DDR0_ADDR11

DDR0_ADDR11

DDR0_ADDR2

DDR0_ADDR2

DDR0_ADDR7

DDR0_ADDR7

DDR0_ADDR9

DDR0_ADDR9

DDR0_ADDR13

DDR0_ADDR13

DDR0_CS0N

DDR0_CS0N

DDR0_CASN

DDR0_CASNDDR0_RASN

DDR0_RASN

DDR0_RESET_N

DDR0_RESET_N

1V5_DDR31V5_DDR3

1V5_DDR3

1V5_DDR3

1V5_DDR3 1V5_DDR3

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


C122

1UF

-0603

R67

1K

R268

1K

C112

1UF

C126

1UF

C110

1UF

-0603

R66

1K

R270

1K

C359

470NF

C129

100NF

U19

K4B4G0846A-HCK0

DQSD3

CKG7

ZQH8

VSSQ5D9VSSQ4C9VSSQ3B8VSSQ2B2VSSQ1D1

VSS12N9VSS11L9VSS10J9VSS9F8VSS8D8VSS7A8VSS6F2VSS5N1VSS4L1VSS3J1VSS2B1VSS1A1

VREFDQE1VREFCAJ8

VDDQ4E9VDDQ3B9VDDQ2E2VDDQ1C1

VDD9M9VDD8K9VDD7A9VDD6G8VDD5D7VDD4G2VDD3A2VDD2M1VDD1K1

ODTG1

NU/TDQS~A7

NC5H9NC4F9NC3A3NC2H1NC1F1

DQSC3

DQ7E7 DQ6D2 DQ5E8 DQ4E3 DQ3C8 DQ2C2 DQ1C7 DQ0B3

DM/TDQSB7

CKEG9

CKF7

BA2J3 BA1K8 BA0J2

A9M3 A8N8 A7M2 A6M8 A5L2 A4L8 A3K2 A2L3

A15J7 A14N7 A13N3 A12/BC~K7 A11M7 A10/APH7

A1L7 A0K3

WEH3

RESETN2

RASF3

CSH2

CASG3

C117

100NF

/NC

C181

100NF

R269

1K

C113

100NF

C326

470NF

C128

100NF

R75

1K

R158 240

C324

100NF

C116

100NF

C121

470NF

R68

1K

C253

1NF

C360

100NF

C115

470NF

C130

100NF

C185

100NF

R159 240

C361

100NF

C111

470NF

C123

100NF

U18

K4B4G0846A-HCK0

DQSD3

CKG7

ZQH8



VREFDQE1VREFCAJ8



ODTG1

NU/TDQS~A7


DQSC3


DM/TDQSB7

CKEG9

CKF7

BA2J3 BA1K8 BA0J2



A1L7 A0K3

WEH3

RESETN2

RASF3

CSH2

CASG3

C229

1NF

R271

1KC

235100N

F

C125

470NF

DDR Byte2 & Byte3



HI3798CV2OPB

03030001

DDR0_ODT0

DDR0_ODT0

DDR0_WEN

DDR0_WEN

DDR0_CKE0

DDR0_CKE0

DDR0_ADDR12

DDR0_ADDR12

DDR_VREF_D_DQ

DDR_VREF_D_DQ

DDR_VREF_D_CA

DDR_VREF_D_CA

DDR_VREF_C_DQ

DDR_VREF_C_DQ

DDR_VREF_C_CA

DDR_VREF_C_CA

DDR0_DQ31DDR0_DQ30DDR0_DQ29DDR0_DQ28DDR0_DQ27DDR0_DQ26DDR0_DQ25DDR0_DQ24

DDR0_RESET_N

DDR0_RESET_N


DDR0_DM3


DDR0_DM2

DDR0_DQ23DDR0_DQ22DDR0_DQ21DDR0_DQ20DDR0_DQ19DDR0_DQ18DDR0_DQ17DDR0_DQ16

DDR0_CKE0_1

DDR0_CKE0_1

DDR0_BA1

DDR0_BA1

DDR0_ADDR12_1

DDR0_ADDR12_1

DDR0_ODT0_1

DDR0_ODT0_1

DDR0_ADDR0

DDR0_ADDR0

DDR0_ADDR15

DDR0_ADDR15

DDR0_ADDR10

DDR0_ADDR10

DDR0_WEN_1

DDR0_WEN_1

DDR0_BA2

DDR0_BA2DDR0_BA0

DDR0_BA0

DDR0_ADDR3

DDR0_ADDR3

DDR0_ADDR5

DDR0_ADDR5

DDR0_CLK0_N

DDR0_CLK0_N

DDR0_CLK0_P

DDR0_CLK0_P

DDR0_ADDR4

DDR0_ADDR4 DDR0_ADDR1

DDR0_ADDR1

DDR0_ADDR8

DDR0_ADDR8

DDR0_ADDR14

DDR0_ADDR14

DDR0_ADDR6

DDR0_ADDR6

DDR0_ADDR11

DDR0_ADDR11

DDR0_ADDR2

DDR0_ADDR2

DDR0_ADDR7

DDR0_ADDR7

DDR0_ADDR9

DDR0_ADDR9

DDR0_ADDR13

DDR0_ADDR13

DDR0_CS0N

DDR0_CS0N

DDR0_CASN

DDR0_CASNDDR0_RASN

DDR0_RASN

1V5_DDR3

1V5_DDR31V5_DDR3

1V5_DDR3

1V5_DDR3 1V5_DDR3

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


C141

100NF

C293

470NF

U20

K4B4G0846A-HCK0

DQSD3

CKG7

ZQH8



VREFDQE1VREFCAJ8



ODTG1

NU/TDQS~A7


DQSC3


DM/TDQSB7

CKEG9

CKF7

BA2J3 BA1K8 BA0J2



A1L7 A0K3

WEH3

RESETN2

RASF3

CSH2

CASG3

R93

1K

C366

100NF

C230

1NF

C139

100NF

C145

1UF

-0603

C143

470NF

R92

1K

R152 10

R160 240

C348

470NF

C137

1UF

-0603

C150

1UF

C234

100NF

C364

100NF

C254

1NF

U21

K4B4G0846A-HCK0

DQSD3

CKG7

ZQH8



VREFDQE1VREFCAJ8



ODTG1

NU/TDQS~A7


DQSC3


DM/TDQSB7

CKEG9

CKF7

BA2J3 BA1K8 BA0J2



A1L7 A0K3

WEH3

RESETN2

RASF3

CSH2

CASG3

C135

1UF

C147

1UF

C146

100NF

R163 10

R275

1K

R210 240

C140

100NF

C151

100NF

/NC

C148

100NF

R185 10

R274

1K

R91

1K

C134

470NF

C142

470NF

C353

100NF

R90

1K

C131

1UF

R272

1K

R184 10

C138

470NF

/NC

C149

100NF

C232

100NF

C352

100NF

R273

1K

DDR VTT

HI3798CV2OPB

03030001

DDR0_CKE0_1

DDR0_BA1DDR0_ADDR12_1

DDR0_ODT0_1

DRAM_STB_CTL

DDR0_ADDR0DDR0_ADDR15DDR0_ADDR10DDR0_WEN_1

DDR0_BA2DDR0_BA0


DDR0_CLK0_NDDR0_CLK0_P


DDR0_ADDR8DDR0_ADDR14DDR0_ADDR6DDR0_ADDR11

DDR0_ADDR2DDR0_ADDR7DDR0_ADDR9DDR0_ADDR13

DDR0_CS0N

DDR0_CASN

DDR0_RASN

DE

V_5V

1V5_DDR3

DDR_VTT

DDR_VTT

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


C355

100NF

C358

4.7UF

C337

100NF

C332

100NF

C132

2.2UF

R34

100KR

35100K

C330

2.2UF

RN8 511234 5

678

C336

100NF

RN4 511234 5

678

C349

10UF

C356

100NF

C357

4.7UF

C350

10UF

C333

100NF

C344

1UF

C340

100NF

C343

10NF

RN7 511234 5

678

C335

100NF

RN9 511234 5

678

C341

10NF

R36

1K

C334

100NF

C331

100NF

U32

RTL9199

VIN1

GND2

REFEN3

VOUT4

NC15

VCNTL6 NC2

7

NC38

SINK9

RN6 511234 5

678

C351

10UF

Q14FETN-GSD

2N7002WT1G

1 G

2S

3D

C338

100NF

C347

1NF

C342

10NF

C354

100NF

C345

1UF

C346

1NF

RN3 511234 5

678

C339

100NF

RN5 511234 5

678

NOR

2. The value of R9 in CMD line must follow the correspondingdatasheet for detail

1. The different length of CLK, CMD, DAT0-7 and DATA_STROBEmust be kept within 200mil.

R40 = 0 ohm

** eMMC design guideline **

Others MountedR40 = NC

3.3V IO only For eMMC DDR50 Mode

1.8V IO For eMMC HS200\HS400 Mode

others = NC

VO=0.8x(1+11.5K/9.09K)=1.81V

eMMC5.0(1.8V) default

MAX:500mA

R5 eMMC5.0

8GBH6 eMMC5.0T5 eMMC5.0

NOR/EMMC

HI3798CV2OPB

03030001

EMMC_DS

EMMC_RSTN

EMMC_CLK_D

EMMC_RSTN_D

EMMC_D7_DEMMC_D6_DEMMC_D5_DEMMC_D4_DEMMC_D3_DEMMC_D2_DEMMC_D1_DEMMC_D0_D

EMMC_CCMD_D

EMMC_D7EMMC_D6EMMC_D5EMMC_D4EMMC_D3EMMC_D2EMMC_D1EMMC_D0

EMMC_CCMDEMMC_CLK

EMMC_DS_D

SF_SDO_IO0/GPIO2_4

SF_SDO_IO0/GPIO2_4

SF_CLK/GPIO2_3

SF_CLK/GPIO2_3

SF_CSN/GPIO2_1

SF_CSN/GPIO2_1

SF_SDI_IO1/GPIO2_0

SF_SDI_IO1/GPIO2_0



SF_WPN_IO2/GPIO1_7

SF_WPN_IO2/GPIO1_7

3V3_MOS

3V3_MOS

3V3_MOS

3V3_MOS

FLASH_3318

FLASH_3318

FLASH_3318

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


C152

100NF

/NC

R183

11.5K

C40

2.2UF

R15 33

R9 33

R125

47K

C370

100NF

R41 0

R24 33

R11 33

C188

1UF

R40 0/NC

C24

2.2UF

R10 33

C157

100NF

R7

47K/N

C

U11A

BGA169-BGA153-0_5MMHSTB7012

DAT7J6 DAT6J5

VSS_9AA6

VSS_1K4

A1L4

VDDIK2

RSTNU5 CMD

W5 CLKW6

VDDF_1M6VDDF_2N5VDDF_3T10VDDF_4U9

VSS_2M7VSS_3P5VSS_4R10VSS_5U8VSS_6Y2VSS_7Y5VSS_8AA4

VDD_5AA5 VDD_4AA3 VDD_3

Y4 VDD_2W4 VDD_1K6

DAT5J4 DAT4J3 DAT3J2 DAT2H5 DAT1H4 DAT0H3

RFU/VSS_10T5RFU/VSS_11H6

DATA_STROBER5

U11B

BGA169-BGA153-0_5MMHSTB7012

NC_69P14

NC_68P13

NC_72AH4

NC_71AH6

NC_73AH9NC_74R12

NC_70R1

NC_81T12

NC_11R3 NC_10H2

NC_95AH11

NC_135AG13

NC_134AG2

NC_133AE14

NC_132AE1

NC_131AA14

NC_130AA13

NC_129AA12

NC_128AA11

NC_127AA10

NC_126AA9

NC_125AA8

NC_124AA7

NC_123AA2

NC_122AA1

NC_121Y14

NC_120Y13

NC_119Y12

NC_118Y11

NC_117Y10

NC_116Y9

NC_115Y8

NC_114Y7

NC_113Y6

NC_112Y3

NC_111Y1

NC_110W14

NC_109W13

NC_108W12

NC_107W11

NC_106W10

NC_105W9

NC_104W8

NC_103W7

NC_102W3

NC_101W2

NC_100W1

NC_99V14

NC_98V13

NC_97V12

NC_96V3

NC_94V2

NC_93V1

NC_92U14

NC_91U13

NC_90U12

NC_89U10

NC_88U7

NC_87U6

NC_86U3

NC_85U2

NC_84U1

NC_83T14

NC_82T13

NC_79T3

NC_78T2

NC_77T1

NC_76R14

NC_75R13

NC_67P12 NC_66P10 NC_65P3 NC_64P2 NC_63P1 NC_62

N14 NC_61N13 NC_60N12 NC_59N10 NC_58N3 NC_57N2 NC_56N1 NC_55

M14 NC_54M13 NC_53M12 NC_52M10 NC_51M9 NC_50M8 NC_49M5 NC_48M3 NC_47M2 NC_46M1 NC_45

L14 NC_44L13 NC_43L12 NC_42L3 NC_41L2 NC_40L1 NC_39

K14 NC_38K13 NC_37K12 NC_36K11 NC_35K10 NC_34K9 NC_33K8 NC_32K7 NC_31K5 NC_30K3 NC_29K1 NC_28

J14 NC_27J13 NC_26J12 NC_25J11 NC_24J10 NC_23J9 NC_22J8 NC_21J7 NC_20J1 NC_19

H14 NC_18H13 NC_17H12 NC_16H11 NC_15H10 NC_14H9 NC_13H8 NC_12H7

NC_9H1 NC_8

D14 NC_7D1 NC_6

B13 NC_5B2 NC_4

A11 NC_3A9 NC_2A6 NC_1A4

NC_80R2

R31 33

R12 33

U40

NC

SPIFLASHBGA

W~/ACC/IO2C4

VCCB4

SO/IO1D2

SI/IO0D3

SCKB2

NC16E5NC15D5NC14C5NC13B5NC12A5NC11E4NC10A4NC9E3NC8C3NC7A3NC6E2NC5A2NC4E1NC3D1NC2C1NC1B1

HOLD~/IO3D4

GNDB3

CSC2

C255

1NF

/NC

R8 33

C39

2.2UF

R14 33

C153

2.2UF

C371

100NF

U25

SOT23-5ETA5050

IN1

GND2

EN3

FB4

OUT5R

12910K

R13 33

C155

100NF

R215

9.09K

R141

47K

C15

2.2UF

R23 33

U16

NC

NC

VCCB4

GNDB3

NC16F4NC15F3NC14F2NC13F1NC12E4NC11E3NC10E2NC9E1NC8D1NC7C3NC6C1NC5B1NC4A4NC3A3NC2A2NC1A1

W~/ACC/IO2C4

SO/IO1D2

SI/IO0D3

SCKB2

HOLD~/IO3D4

CSC2

C105 = NC

U2 = NCC2 = NC

C61 = NC

R295 = 0C94 = 220PFL11 = 220NHC30 = 10PF

R161 = 75 1%R182 = 12K 1%

VIDEO BUFFER LC Filter

C2 = 1UFU2 = FMS6141

C61 = NCC319 = NCR295 = 75 1%C94 = NCL11 = NCC30 = NC

C105 = NCR162 = NCR161 = 150 1%R182 = 24K 1%

VIDEO OUTPUT

HDMI TX

2.ESD components are suggested for ports protection, default BAV99.

1.All channel traces should be separated from other traces by GND.

** Design guideline **

C319 = NC

R162 = NC

HI3798CV2OPB

03030001

CVBS_OUTAUDIO_R

HDMI_TX0N

HDMI_TX0NHDMI_TX0N

HDMI_TXCNHDMI_TXCN

HDMI_TXCP

HDMI_TXCPHDMI_TXCP

HDMI_TX0P

HDMI_TX0PHDMI_TX0P

HDMI_TX1N

HDMI_TX1NHDMI_TX1N

HDMI_TX1P

HDMI_TX1PHDMI_TX1P

HDMI_TX2N

HDMI_TX2NHDMI_TX2N

HDMI_TX2P

HDMI_TX2PHDMI_TX2P

HDMI_TX_SCL

HDMI_TX_SCL

5V0_HDMI

5V0_H

DM

I

HDMI_TX_SDA

HDMI_TX_SDA

HDMI_TX_HOTPLUG

HDMI_TX_HOTPLUG

HDMI_TX_CEC

HDMI_TX_CEC

AUDIO_LCVBS

HDMI_TXCN

CVBS_OUT

3V3_MOS

5V0_DEV

5V0_DEV

5V0_DEV

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


M1M2

J17

2

34

5

6

17

C94

220PF

/NC

C59

100NF

C61

100NF

/NC

D14

D_A

RB521S30T1

12

R16

47K

U28

TT0504SPHSTB3068

AZ1345IO1_IN

1

IO2_IN2

GND13

IO3_IN4

IO4_IN5

IO4_OUT6IO3_OUT7GND28IO2_OUT9IO1_OUT10

S1 S3

M1

M2

S4S2

J10

0

123456789

10111213141516171819

20

21

22

23

24

25

C2

1UF

C58

100NF

D13

D_A

BAT60BE6327

12

R291 27K

R189 2K

R162

75/NC

C30 10PF/NC

U27

TT0504SPHSTB3068

AZ1345IO1_IN

1

IO2_IN2

GND13

IO3_IN4

IO4_IN5

IO4_OUT6IO3_OUT7GND28IO2_OUT9IO1_OUT10

R188 2K

R161

150

L11 220NH/NC

U2

FMS6141

GND11

GND22

IN3

OUT4

VCC5

D8

D2-3_A

BAV99B5003

1 23

C319

10PF

/NC

U4

CS0806UHSTB3007

CS0806U

I/O11

GND2

I/O23

I/O34VDD5I/O46

C105

220PF

/NC

R295 75

USB WIFI

POWER OF WIFI

Vo=3.3V

1%

1%

ANTF:50ohm ResistanceFor Board Antenna

For Board AntennaANTF:50ohm Resistance

IF NOT USED USB WIFI R191 R192 NC

HI3798CV2OPB

03030001

3V3_WIFI

WIFI_USBP+

3V3_WIFI3V3_WIFI

WIFI_USBNWIFI_USBP

WIFI_USBN-

WIFI_USBN-

WIFI_USBP+WIFI_USBP+

RF1

RF1RFF1

RFF0 WIFI_USBN-RF0

WIFI_RESET

3V3_RF

3V3_RF

12V_IN

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


C68

10UF

R55

47K

L6 6.8UH

R191 0

C70

100NF

R192 0

C119

10UF

U22

NCSIP12-2_0MM_1827

WIFI_11N_2T2R

NC11

GND12

DP3

DM4

DVDD335

NC26

GND57

RF08

GND39GND210

RF111

GND412

U9

HSTB3053

MP1470

GND1

SW2

VIN3

FB4

EN5

BST6

C76

1PF

/NC

C237

1PF

/NC

U29

NCCDT-CELKF10

RFGND11

RF12

RF03

XI4

GND5

DP6

DM7

VDD3V38

SUSPEND9

WO_WLAN10

R59

100K

LB5

MGLB2012_220T_LF

1 2

C71

100NF

L91NH/NC

R61 20

L8 1NH/NC

C239

1PF

/NC

C87 1UF

C62

100NF

+

C78

100UF

12

J11

NC

1

2 3

R245

15K

C109

1PF

/NC

R62 75K

U26

NCCDT-CELKF04

GND1

DP2

VDD+3

DM4

VDD3V35

RFGND6

RF7

C162

2.2UF

J7

NC

1

2 3

SPDIF

AUDIO OUTPUT

1%1%

MUTE_CTL

Work

Mute

1

0

1%1% 1%

HI3798CV2OPB

03030001

SPDIF_OUT

MUTE

VDD_AUDIO

AUDIO_RAUDIO_L

ADAC_VOUTL ADAC_VOUTR

5V0_DEV

5V0_DEV

VDD_AUDIO

VDD_AUDIO

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


R112 1K

R242 0

C262 4.7UF

R203

100K/N

C

C63

100NF

C64

100NF

C256

1NF

R49

2.2K

C4 330N

R45 75K

R241

470K/N

C

R218 560

R199 20K

C17 47PF

U8

HSTB3003

SGM8903

+INR1

-INR2

OUTR3

SGND4

EN5

PVSS6

CN7

CP8

PVDD9

PGND10

UVP11

OUTL12

-INL13

+INL14

Tx

U12

8161103_T0002D_R

VIN1

VCC2

GND3

M14

M25

M36

R50 5.1K

R204 10

C206

680PF

C301

10UF

/NC

C5 330N

C205

680PF

R44 75K

R155

100K/N

C

R240

470K/N

C

C261 4.7UF

C257

1NF

R228

4.7K

C16 47PF

C264

10UF

R198 20K

R217 560

R51 5.1K

R288

5.6K

IRYellow

STDBY KEY

Blue

Green

RECOVERY

IF support SD3.0 the Circuit of SDIO0_PWREN circuit must be used WPS KEY

SD CARD/IR/LED/KEY

HI3798CV2OPB

03030001

LED_IO10_6

LED_IO6_3

RECOVERY

LED_BT

LED_IO5_2

LED_IO5_1

LED_WIFI

3V3_SD0

3V3_SD0

SDIO0_CARD_DETECT


SDIO0_CCLK_OUT

SDIO0_CCMDSDIO0_CDATA3SDIO0_CDATA2

SDIO0_LDO_3318_DECAP

IR_IN

SDIO0_PWREN

WIFI_WPS

STB_KEY

3V3_MOS

3V3_MOS3V3

3V3

3V3_MOS

3V3_MOS

3V3_MOS

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


R200

1K

R52 1K

C294

10UF

/NC

R42

100

J16

DATA21

CD/DAT32

CMD3

VDD4

CLK5

VSS6

DAT07

DAT18

SWITCH_TERM9

S110

S211

S312

S414

S1

0

1 2

3 4

R280 0/NC

R118 1K

R117

1K

R131

10K

R133

10K

D20 LED

48_213_Y2C_AM2P1BY_3CHW

1 2

C56 100NF/NC

S8

0

1 2

3 4

R113 1K

R114

1K

R169

75

D15 LED

QSMR_C139

1 2

C238

1UF

R233

4.7KR130 1K

R19

47K

R63 1K

R22

47K

Q3NPN-BEC

BC847AE6327

1 B

2E

3C

C189 100NF

Q12PMOS

IRLML6401TR

1G

2S 3D

R18

47K

D19

LTST_S270GKT

1 2

R21

47K

C41

2.2UF

D18

LTST_S270GKT

1 2

R116

1K

D16

LTST_S270GKT

1 2

R20

47K

D17

LTST_S270GKT

1 2

C65

100NF

R13210K

R17

47K

R64 1K

D2

IR

OUT1

GND2

VCC3

C66

100NF

/NC

S2

0

1 2

3 4

C60 100NF/NC

USB3.0

1.3A

USB2.0 & USB3.0

1.3A

NC

USB2.0

HI3798CV2OPB

03030001

USB1_DPUSB1_DM

USB0_DP

USB3_TXPUSB3_TXN

USB0_DM

USB3_RXNUSB3_RXP

DEV_5V

5V0_DEV

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


D12

NC

ULCE0505A015FR

12

R213

20K

C186

100NF

D4

NC

ULCE0505A015FR

12

D3

NC

ULCE0505A015FR

12

R214

20K

J2

292303_1

VBUS1

D-2

D+3

GND4

M15

M26

D11

NC

ULCE0505A015FR

12

R173 10K

U15

HPA00615DRVR

OUT1

ILIM2

FAULT3

EN4

GND15

IN6

GND27

D6

NC

TT0521S

12

+

C204

100UF

12

+

C203

100UF

12

C202

100NF

J6

BUSB_A1D328F_9L9C_W

VBUS1

D-2

D+3

PGND4

SSRX-5

SSRX+6

GND7

SSTX-8

SSTX+9

S110

S211

D7

NC

TT0521S

12

D9

NC

TT0521S

12

R172

10K

D10

NC

TT0521S

12

U39

HPA00615DRVR

OUT1

ILIM2

FAULT3

EN4

GND15

IN6

GND27

C381

100NF

C200

100NF

1%

PU

Place on Top layer

1:2ns Delay

AUTO-Negotiation 1:AUTO0:Without Delay

PHY ADDR: 0X3

Put RN2/R25/R6 Close to U5

3.The RXD[3:0] and TXD[3:0] should be separated from other traces by GND.

PUPD

1:Enable REG

RGMII1

PD

SELRGV

** GE PHY Design guideline **

RXDLY/TXDLY

0:2V5 RGMII

2.The Power layout of GE PHY should copy Hisilicon demo completely.

1.The TXCK and RXCK trace should be separated from other traces by GND.

A.RGMII interface

ENSWREG1:3V3 RGMII

Place On Top Layer

HI3798CV2OPB

03030001

RGMII1_RST

RGMII1_RST

RGMII1_AD0

RGMII1_AD0

RGMII1_AD0RGMII1_AD1

RGMII1_AD1

RGMII1_AD1

RGMII1_MDIO

RGMII1_MDIO

ETH1_MX3+

ETH1_MX3+

ETH1_MX3-

ETH1_MX3-

ETH1_MX0+

ETH1_MX0+

ETH1_MX2+ETH1_MX2+

ETH1_MX1+

ETH1_MX1+

RGMII1_MDI_0-

RGMII1_MDI_0-

RGMII1_MDI_0+

RGMII1_MDI_0+

RGMII1_MDI_1-

RGMII1_MDI_1-

RGMII1_MDI_1+

RGMII1_MDI_1+

RGMII1_MDI_2-

RGMII1_MDI_2-

RGMII1_MDI_2+

RGMII1_MDI_2+

RGMII1_MDI_3-

RGMII1_MDI_3-

RGMII1_MDI_3+

RGMII1_MDI_3+

RGMII1_MDCK

ETH1_DVDD33

ETH1_DVDD33

ETH1_DVDD33

ETH1_DVDD33RGMII1_TXDLY

RGMII1_TXDLY

RGMII1_ENSWREG

RGMII1_ENSWREG

RGMII1_SELRGV

RGMII1_SELRGV

RGMII1_AN0

RGMII1_AN0

RGMII1_AN1

RGMII1_AN1

ETH1_AVDD33

ETH1_AVDD33

ETH1_DVDD_1V0

ETH1_DVDD_1V0

ETH1_AVDD_1V0

ETH1_AVDD_1V0

ETH1_REG_1V0ETH1_REG_OUTRGMII1_RXD1RGMII1_RXD2

RGMII1_TXCK

RGMII1_RXCKRGMII1_RXDV

RGMII1_TXEN

RGMII1_RXDLY

RGMII1_RXDLY

RGMII1_AD2

RGMII1_AD2

RGMII1_TXD3RGMII1_TXD2RGMII1_TXD1RGMII1_TXD0

RGMII1_RXD0

RGMII1_RXD3

RGMII1_XTAL2RGMII1_XTAL1

ETH1_MX1-ETH1_MX1-

ETH1_MX2-

ETH1_MX2-ETH1_MX0-

ETH1_MX0-

3V3_MOS

3V3_MOS

3V3_MOS

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


R115

0

R3

75

T1

G24_0413ER

12

3

45

6

78

9

1011

12 13

1415

16

1718

19

2021

22

2324

C252

100PF

C171

10UF

C8

100NF

C165 22PF

R77 4.7K/NC

C85

100NF

R2

75

R111

0

R128 330

R29 4.7K/NC

R26

2K

X2

25MHZ

11

2GND1

33

4GND2

C170

10UF

C164

10NF

/NC

C79

100NF

C82

100NF

R89 4.7K

R25 33

R127 330

C382

10UF

L4 2.2UH

C73

100NF

C367 100PF

R65 4.7K/NC

C387 100PF

R120

0C

127100N

F/N

C

C368

100PF

C169

10UF

C72

100NF

C144

100NF

R47 4.7K

R1

1ME

G/N

C

R6 33

R88 4.7K

R126 2.49K

C383

10UF

C47

100NF

C172

10UF

R53 4.7K

C173 100PF

M1

M2

12

34

56

78

J1

406533_1

12345678

9

10

11

12

13

14

C120

100NF

C3

1NF

R5

75

C33

100NF

C133

100NF

R43 4.7K

R104

4.7K

C80

100NF

RN2 331234 5

678

C124

100NF

R119

0

R4

75

U5

RTL8211E

MDI_0+1MDI_0-2

AVDD10_13

MDI_1+4MDI_1-5

AVDD33_26

MDI_2+7MDI_2-8

AVDD10_29

MDI_3+10MDI_3-11

NC12

RXCTL/PHY_AD213

RXD_0/SELRGV14

DVDD33_115

RXD_1/TXDLY16

RXD_2/AN017

RXD_3/AN118

RXC19

INT20

DVDD33_221

TXC22

TXD_023

TXD_124

TXD_225

TXD_326

TXCTL27

DVDD10_128

PHYRSTB29

MDC30

MDIO31

LED2/RXDLY32

PME33

LED0/PHY_AD034

LED1/PHY_AD135

DVDD10_236

DVDD33_337

ENSWREG38

RSET39

AVDD10_340

AVDD33_141

CKXTAL142

CKXTAL243

VDDREG144

VDDREG245

CLK12546

GND147

REG_OUT48

EPAD49

C154

10NF

/NC

C136

100NF

C210 22PF

R106 4.7K

R87 4.7K

C83

100NF

TSI

Signal Definition for Serial Pattern

TSI0_VALID

TSI1_VALID

TSI0_SYNC/TSI0_D1

TSI1_SYNC/TSI1_D1

TSI0_CLK

TSI1_CLKTSI1_D0

TSI0_D0I2C1_SCL

I2C1_SDA

I2C2_SCLI2C2_SDA

JTAG

UART

HI3798CV2OPB

03030001

Connector for Smart Card Board

TSI0_D4TSI0_D2

TSI0_D3TSI0_D5

DEMO_RST

DEMO_RST

TSI0_D6

TSI0_VALID

TSI0_VALID

TSI0_D0TSI0_CLK

TSI0_D1

TSI0_D7

UART0_TXDUART0_RXD

JTAG_TDO

TSI0_SYNC

TSI0_SYNC

JTAG_TRSTN I2C2_SDA

I2C2_SDAI2C2_SCL

I2C2_SCL

JTAG_TMS

JTAG_TDI

JTAG_TCK

UART0_TXDUART0_RXD

MICRO_VBUS

SIM0_DATA

SIM0_DETSIM0_PWREN

SIM0_RST

SIM0_CLK

DEV_5V

3V3_MOS

3V3_MOS

3V3_MOS

3V3

12V_IN5V0_DEV

3V3_MOS

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


R97 0

C436 100NF

C13

10UF

R30210K

M4

11

J59

TSW_112_23_F_S

A11

A22

A33

A44

A55

A66

A77

A88

A99

A1010

A1111

A1212

R54

10K

R122

10K/N

C

U31

FT230XQ

FT230XQ

VCCIO1

RXD2

GND3

CTSN4

CBUS25

USBDP6 USBDM7

3V3OUT8

RESETN9

VCC10

CBUS111CBUS012

GND_213

CBUS314

TXD15

RTSN16

EPD17

C74

100NF

M1

11

R94 0

R101 0

R308

4.7k

M3

11

C430

47PF

/NC

LB9

MGLB1608_030T_LF

1 2

R99

10K

M6

11

R225

4.7K/N

C

R307 27

C431

47PF

/NC

R196 0/NC

R224

4.7K/N

C

C429

27Pf

M5

11

C372

27Pf

C54

100NF

C432

47PF

/NC

R85 0

R98 0

D21

NC

12

J9

1VBUS2D-3D+4ID5GND

6 S17 S28 S39 S4

10 S5

C118

100NF

R96 0

M7

11

C433

47PF

/NC

R229

2K

R108

1K/N

C

R304 27

C182

10UF

M2

11

R100 0C

43447P

F/N

C

C190

10UF

C4947uF6.3V

R84 0

D5

NC

12

1

J15

SDW12501_4A_HW

1 12 23 34 4

J14

FTSH-105-01-F-D-K Through Hole

FTSH-105-01-F-D-K

1 23 4

657 89 10

J27

NCTSISUB_2X12A

A11

A22A3

3A4

4A55

A66A7

7A8

8A99

A1010A11

11A12

12A1313

A1414A15

15A16

16A1717

A1818A19

19A20

20A2121

A2222A23

23A24

24

C435 100NF

R230

2K

R231

4.7K

RST_BTN_N

Low Speed Expansion Connector(LSEC)

HI3798CV2OPB

03030001

DEV_5V

DEV_5V

GPIO5_5_1V8

GPIO5_5_1V8

1V8_LSEC

1V8_LSEC

1V8_LSEC

1V8_LSEC

I2C2_SDA_1V8

I2C2_SDA_1V8

PCM_IN_1V8

PCM_IN_1V8

GPIO3_7_1V8

GPIO3_7_1V8

GPIO4_5_1V8

GPIO4_5_1V8

GPIO3_4_1V8

GPIO3_4_1V8

GPIO1_5_1V8

GPIO1_5_1V8

GPIO1_0_1V8

GPIO1_0_1V8

SF_CLK/GPIO2_3_1V8

SF_CLK/GPIO2_3_1V8

SF_SDI_IO1/GPIO2_0_1V8

SF_SDI_IO1/GPIO2_0_1V8

SF_CSN/GPIO2_1_1V8

SF_CSN/GPIO2_1_1V8

SF_WPN_IO2/GPIO1_7_1V8

SF_WPN_IO2/GPIO1_7_1V8

SF_SDO_IO0/GPIO2_4_1V8

SF_SDO_IO0/GPIO2_4_1V8

SF_HOLDN_IO3/GPIO2_2_1V8

SF_HOLDN_IO3/GPIO2_2_1V8

SPIO_SDO_1V8

SPIO_SDO_1V8

SF_SDO_IO0/GPIO2_4

SF_CLK/GPIO2_3

GPIO1_5

BT_UART_TXBT_UART_RXBT_UART_CTS

SPIO_SDI_1V8

SPIO_SDI_1V8

SPIO_SDO

PCM_CLK_1V8

PCM_CLK_1V8

PCM_CLK

GPIO3_7SPIO_SCLK

SPIO_CSN_1V8

SPIO_CSN_1V8

SPIO_CSN

SF_CSN/GPIO2_1

I2C2_SCL_1V8

I2C2_SCL_1V8SPIO_SCLK_1V8

SPIO_SCLK_1V8

PWR_BTN_NRST_BTN_N

RST_BTN_NPCM_OUT_1V8

PCM_OUT_1V8

PCM_SYNC_1V8

PCM_SYNC_1V8

BT_UART_RTS_1V8

BT_UART_RTS_1V8

BT_UART_RX_1V8

BT_UART_RX_1V8

BT_UART_TX_1V8

BT_UART_TX_1V8

BT_UART_CTS_1V8

BT_UART_CTS_1V8

PCM_IN

I2C2_SDAI2C2_SCL

SF_SDI_IO1/GPIO2_0


SPIO_SDI

BT_UART_RTS

PCM_SYNCPCM_OUT

I2C0_SCLI2C0_SDA

I2C0_SCL_1V8

I2C0_SCL_1V8

I2C0_SDA_1V8

I2C0_SDA_1V8

GPIO1_0

SF_WPN_IO2/GPIO1_7

1V8_LSEC

GPIO3_4GPIO4_5GPIO5_5

3V3

3V3

3V3

3V3

12V_IN

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


C268

100NF

U10

TXS0108E

A11

VCCA2

A23

A34

A45

A56

A67

A78

A89

OE10

GND11B812B713B614B515B416B317B218VCCB19B120

U34

TXS0108E

A11

VCCA2

A23

A34

A45

A56

A67

A78

A89

OE10


C244

100NF

C259

100NF

C201

100NF

C243

100NF

R236

4.7K/N

C

R171 4.7K

R177 4.7K

U33

TXS0108E

A11

VCCA2

A23

A34

A45

A56

A67

A78

A89

OE10


R235

4.7K/N

C

R56

100K

R232 4.7K

U30

TXS0108E

A11

VCCA2

A23

A34

A45

A56

A67

A78

A89

OE10


J4

FCI63453-140LF

P11

P22

P33

P44

P55

P66

P77

P88

P99

P1010

P1111

P1212

P1313

P1414

P1515

P1616

P1717

P1818

P1919

P2020

P2121

P2222

P2323

P2424

P2525

P2626

P2727

P2828

P2929

P3030

P3131

P3232

P3333

P3434

P3535

P3636

P3737

P3838

P3939

P4040

R238

4.7K/N

C

C246

100NF

S4

0

1

2

3

4

R237

4.7K/N

C

C245

100NF

C191 100NF

R234 4.7K

C176

100NF

PCIE TX TERMINATE NEEDS AC COUPLE

PCIe_Socket

PCIe 1 lane

Close to PCIE SKT

L Power Off

PCIE0_PWR_EN: H Power On

HI3798CV2OPB

03030001

PCIE0_12V0

PCIE0_HOTPLUG

PCIE_TX-PCIE_TX+

CPU_WAKE_PCIE3V3_PCIE0_AUX

3V3_PCIE0_AUX

3V3_PCIE0

3V3_PCIE0

3V3_PCIE0

3V3_PCIE0

PCIE_PWR_EN

PCIE_PWR_EN

PCIE_RST

PCIE_RST

PCIE_RXPPCIE_RXN

PCIE_RX+PCIE_RX-

PCIE_CLKP_RPCIE_CLKN_R

3V3_PCIE0

PCIE0_12V0

3V3_MOS

3V3_MOS

3V3_MOS

12V_IN

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


R252 4.7K

R142

100

R395

4.7K/N

C

R406

4.7K

Q5PMOS-GSD

IRLML5203TR1G

2S 3D

Q16NPN-BEC

BC847AE63271 B

2E

3C

LB32

MGLB2012_220T_LF

1 2

R58 1K

R380

10K

Q7NPN-BEC

BC847AE63271 B

2E

3C

C365

10UF

R253 4.7K/NC

R393

4.7K/N

C

C250

100NF

C363

10UF

C27

1UF

R244 0

R86 1K

C325

100NF

C362

10UF

R250 4.7K/NC

Q18PMOS-GSDIRLML6401TR

1G

2S 3D

C251

100NF

LB31

MGLB1608_030T_LF

1 2

C329

10UF

R243 0

C320

100NF

+

C369

100UF

12

C328

10UF

R251 4.7K/NC

C327

100NF

R394

4.7K

R390

10K

J58

2EG08227_D2D_DF

PETP5B37

PRSNT2_4B81

GND31B4

GND30B39

12V+_3B312V+_2B212V+_1B1

GND13A4 12V+_5A3 12V+_4A2 PRSNT1A1

3V3+_3A10

PERSTA11

GND1A12

REFCLK+A13

REFCLK-A14

GND2A15

PERP0A16

PERN0A17

GND3A18

RSVD1A19

GND4A20

PERP1A21

PERN1A22

GND5A23

GND6A24

PERP2A25

PERN2A26

GND7A27

GND8A28

PERP3A29

PERN3A30

GND9A31

RSVD2A32

RSVD3A33

GND10A34

PERP4A35

PERN4A36

GND11A37

GND12A38

PERP5A39

PERN5A40

GND14A41

GND15A42

PERP6A43

PERN6A44

GND16A45

GND17A46

PERP7A47

PERN7A48

GND18A49

JTAG2A5

JTAG3A6

JTAG4A7

JTAG5A8

3V3+_2A9

3.3VAUXB10

WAKEB11

RSVD4B12

GND19B13

PETP0B14

PETN0_1B15

GND20B16

PRSNT2_1B17

GND21B18

PETP1B19

PETN1B20

GND22B21

GND23B22

PETP2B23

PETN2B24

GND24B25

GND25B26

PETP3B27

PETN0_2B28

GND26B29

RSVD5B30

PRSNT2_2B31

GND27B32

PETP4B33

PETN4B34

GND28B35

GND29B36

RSVD7B82

PETN5B38

GND32B40

PETP6B41

PETN6B42

GND33B43

GND34B44

PETP7B45

PETN7B46

GND35B47

PRSNT2_3B48

GND36B49

SMCLKB5

SMDATB6

GND37B7

3V3+_1B8

JTAG1B9

RSVD6A50

GND38A51

PERP8A52

PERN8A53

GND39A54

GND40A55

PERP9A56

PERN9A57

GND41A58

GND42A59

PERP10A60

PERN10A61

GND43A62

GND44A63

PERP11A64

PERN11A65

GND45A66

GND46A67

PERP12A68

PERN12A69

GND47A70

GND48A71

PERP13A72

PERN13A73

GND49A74

GND50A75

PERP14A76

PERN14A77

GND51A78

GND52A79

PERP15A80

PERN15A81

GND53A82

PETP8B50

PETN8B51

GND54B52

GND55B53

PETP9B54

PETN9B55

GND56B56

GND57B57

PETP10B58

PETN10B59

GND58B60

GND59B61

PETP11B62

PETN11B63

GND60B64

GND61B65

PETP12B66

PETN12B67

GND62B68

GND63B69

PETP13B70

PETN13B71

GND64B72

GND65B73

PETP14B74

PETN14B75

GND66B76

GND67B77

PETP15B78

PETN15B79

GND68B80

M1165

M2166

NoteAuthor Change Note DateVersion

V0.1 20160308 HEMINGXIAO The 1st Version

V0.2 20170828 1. Add R299=1K and D24 Red LED indicator.

V0.3 ZhangJiaYue20180311

Schematic Update Record

HEMINGXIAO

ZhangBingFeng 2. Add R125=47K and R141= 47K pull up resister。

3. Change J14 from 8 Pin connector to 10Pin connector 。

4. Change power supply of USB to UART circuits。

1.Update the version to VER.B。

2.Add R407=0ohm to connect GPIO3_5 for WIFI_RST.

03030001

HI3798CV2OPB

3. Remove DTV turner board and smrart card ciruits.

Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3


Title


Date: Sheet o f


A3

Documents

hi3798cv2opb verb 2018 03 28 - 96Boards€¦ · 29/3/2018 · C43 100NF. PD BOOT_SEL2 PU BOOT_SEL0 PU BOOT_SEL1 SPI NOR eMMC(default) 000 011 JTAG (default) JTAG/TSI SEL By PIN_MUX