25
FULLY INTEGRATED CMOS GPS By V. Jyosthna 13311D0616

Fully Integrated Cmos Gps

Embed Size (px)

DESCRIPTION

Full integrated cmos gps is gps ic designing. main intension is to reduce size.

Citation preview

Page 1: Fully Integrated Cmos Gps

FULLY INTEGRATED CMOS GPS

By

V. Jyosthna

13311D0616

Page 2: Fully Integrated Cmos Gps

Objective

To Implement a stand alone GPS radio into a single chip

Page 3: Fully Integrated Cmos Gps

Introduction GPS L1 Signal is DSSS and hence Spread spectrum employed

here is BPSK DSSS 20 MHz Wideband signal broadcasting Two DSSS signals are broadcast in this band are P code and the

C/A code Received signal power=130 dBm C/A code noise power=111 dBm SNR=19 dB IF usage is of 2 types1) Dual Conversion Architecture2) Using Single IF

Page 4: Fully Integrated Cmos Gps

GPS L1 band signal spectrum.

Page 5: Fully Integrated Cmos Gps

GPS Radio embedded in application from down conversion to code de-spreading.

Page 6: Fully Integrated Cmos Gps
Page 7: Fully Integrated Cmos Gps

Chip design

RF Section

Page 8: Fully Integrated Cmos Gps

IF Filter After downconversion, the signal is amplified

using a variable-gain amplifier (VGA) with 20-dB gain programmability

Second order IF polyphase filter

Page 9: Fully Integrated Cmos Gps
Page 10: Fully Integrated Cmos Gps

PLL Synthesizer

Page 11: Fully Integrated Cmos Gps

Implementation

0.18 µm RF CMOS process with six metal levels nMOS in excess of 55 GHz High linearity 0.85-fF/µm MIM capacitances 10- cm substrate resistivity The availability of the triple well allows isolation

of the nMOS transistors from the substrate. High quality factor MOS varactors, while for

inductors it is about 7 at 1.6 GHz.

Page 12: Fully Integrated Cmos Gps

GPS radio plus DNS generators

Page 13: Fully Integrated Cmos Gps

Measured S11

Page 14: Fully Integrated Cmos Gps

Image rejection bandwidth at IF

Page 15: Fully Integrated Cmos Gps

PLL Phase noise measured at f0=4

Page 16: Fully Integrated Cmos Gps

RF Signal down converted by the GPS Radio to 9.45 MHz

Page 17: Fully Integrated Cmos Gps

Experimental Results

The full GPS radio housed in a VFQFPN52 package and soldered into an application board that has been characterized with the three DNS generators turned off

The PLL with its on-chip loop filter has been characterized and the total phase noise, integrated between 500 Hz and 1.5 MHz, is below 7 rms in all measured samples

Page 18: Fully Integrated Cmos Gps

Table for Receiver chain

Page 19: Fully Integrated Cmos Gps

GPS Radios-State of Art

Page 20: Fully Integrated Cmos Gps

IF interferer generated by DNS down

converted by the GPS radio to IF

Page 21: Fully Integrated Cmos Gps

The GPS radio net power consumption is 35.4mWat 1.8 V

For frequencies close to the GPS L1 signal, either the Fnoise signal injected by the DNS over supply and ground is down converted by the LNA-mixer and amplified by the IF filter. The measured amplitude is 33 dBm, therefore, the input signal is 124 dBm.

Page 22: Fully Integrated Cmos Gps

Advantages

Less Cost

Compact in Size

Low Power Consumption

Highest level Integration

Page 23: Fully Integrated Cmos Gps

Applications

Mobile phones

Portable Computers

Watches, etc…

Page 24: Fully Integrated Cmos Gps

Conclusion

A 3.6-mm^2 CMOS GPS radio with better performance can be achieved by lower IF frequency that allows for a gain-bandwidth reduction in the IF filters by using a low-power quadrature LC VCO instead of a ring oscillator with over all power consumption of 35.4 mW.The next step is the single-chip integration of the GPS radio together with a digital baseband processor.

Page 25: Fully Integrated Cmos Gps