29
1 July 2018 CONFIDENTIAL Fabless silicon photonics operation and design trends LETI INNOVATION DAYS 2018

Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

  • Upload
    others

  • View
    2

  • Download
    0

Embed Size (px)

Citation preview

Page 1: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

1 July 2018

CONFIDENTIAL

Fabless silicon photonics operation and design trends

LETI INNOVATION DAYS 2018

Page 2: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 2/32

Outline

● Vertical vs. Horizontal / fabless business model

● Fabless model in photonic integration

● Fabless silicon photonics operation

● Design trends

Page 3: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 3/32

Outline

● Vertical vs. Horizontal / fabless business model

● Fabless model in photonic integration

● Fabless silicon photonics operation

● Design trends

Page 4: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 4/32

Understanding fabless integration

Vertical model

✔✔ State-of-the art device✘✘ Huge investment

Test

Packaging

Fabrication

Design

Definition

Characterization

Traditional optical component manufacturers(lasers, PDs, splitters, AWGs, modulators, etc.)

Page 5: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 5/32

Understanding fabless integration (II)

Vertical model

✔✔ State-of-the art device✘✘ Huge investment

Horizontal model

Test

Packaging

Fabrication

Design

Definition

Characterization

Test

Packaging

Characterization

Fabrication

Design

Definition

✔ Performing device

✔✔ Low Investment

Page 6: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 6/32

Understanding fabless integration (II)

Vertical model

✔✔ State-of-the art device✘✘ Huge investment

Horizontal model

Test

Packaging

Fabrication

Design

Definition

Characterization

Test

Packaging

Characterization

Foundry

Design

Definition

Fabrication

Fabless model

Page 7: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 7/32

Understanding fabless integration (II)

Vertical model

✔✔ State-of-the art device✘✘ Huge investment

Horizontal model

Test

Packaging

Fabrication

Design

Definition

Characterization

Test

Packaging

Characterization

Foundry

Design house

Definition

Fabrication

Design

Fabless model

Page 8: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 8/32

Understanding fabless integration (II)

Vertical model

✔✔ State-of-the art device✘✘ Huge investment

Horizontal model

Test

Packaging

Fabrication

Design

Definition

Characterization

Test

OutsourcedSemiconductorassembly and

test (OSAT)

Foundry

Design house

Definition

Fabrication

Design

Characterization

Packaging

Fabless model

Page 9: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 9/32

Horizontal business model

Page 10: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 10/32

The growth of the fabless model

Source: Statista

In two decades...

● Pure-play foundry revenues have grown, becoming the predominant manufacturing model.

● Wile IDM sales are still larger given the large concentration in few players, fabless sales have been growing faster and at a more stable rate over the last two decades.

Page 11: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 11/32

Outline

● Vertical vs. Horizontal / fabless business model

● Fabless model in photonic integration

● Fabless silicon photonics operation

● Design trends

Page 12: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 12/32

PIC technology evolution

1970 1980 1990 2000 2010 2020

EU fablessInvestment

100 Gb/s TX/RXInP, 2004

40 Gb/s AOCSOI, 2007

Opticalcomponent

Manufacturers

LasersPhotodiodes

Passives

SplittersAWGsVOAs

Beam combinerSi

3N

4, 2012

Globalinvestment

FBG interrogatorInP, 2015

OCTSOI, 2015

Page 13: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 13/32

Silicon photonics technology take-up

PUBLICATIONS EACH YEAR

(Conferences not included)

Start of industrialinterest

Courtesy Roel Baets, IMEC/UGhent

Page 14: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 14/32

PIC market trends

$866M

Page 15: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 15/32

Horizontal business model

Photonics lags30 years behind!

Page 16: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 16/32

Outline

● Vertical vs. Horizontal / fabless business model

● Fabless model in photonic integration

● Fabless silicon photonics operation

● Design trends

Page 17: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 17/32

Photonic EDA tools

● Traditional Electronic Design Automation (EDA) tool vendors are heavily investing and partnering with smaller photonic design tool vendors.

Page 18: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 18/32

Photonic EDA tools (II)

Page 19: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 19/32

Fabless Si photonics manufacturing

● All major CMOS foundries investing, specially in Asia following IC trends.

● Proprietary generic processes: passives, actives (heaters, Ge PDs, Modulators, heterogeneous InP)

● Extra FEOL modules (SiN, SSC, etc.)● BEOL options (Al/Cu, multilayer routing, TSV,

pillars, etc.)● Electronic-Photonic co-design

Source: IC Insights

Page 20: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 20/32

Fabless Si photonics manufacturing (II)

● Different software versions of Process Design Kits (PDKs) in place at most foundries, compiling design libraries with many mature building blocks for several processes.

● Multi-Project Wafer (MPW) runs available directly or through brokers for low-cost prototyping.

● R&D foundries setting up strategic agreements to transfer process and allow to scale-up production.

VLC Photonics technical foundries report:

● 35 silicon photonic foundries, 6 brokers

● Contact info, capabilities, & PIC developments

● 180 pages & +650 references

Page 21: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 21/32

Challenges in fabrication

● Lack of updated information & roadmaps● PDK availability & BB validation● Turn around (cycle) time & delays● Fabrication reporting● Performance and delivery guarantees● Wavelength range

Page 22: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 22/32

Test and Packaging

Back-end (post fab) processes comprise:● Wafer metrology and probing● Wafer back grinding (thinning) and dicing/cleaving● Bare die characterization● Packaging into component● Component testing● Assembly into module

Challenges in photonics still remain:● High cost contribution at the back-end● On wafer electrical+optical testing● Package & assembly scalability● Lack or fragmentation of standards● DC+RF+optical package design & multiphysics● Small pool of expertise and providers

Page 23: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 23/32

Outline

● Vertical vs. Horizontal / fabless business model

● Fabless model in photonic integration

● Fabless silicon photonics operation

● Design trends

Page 24: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 24/32

PIC design challenges

● IP on building blocks / PDKs● DRC validation & routing automatization ● Workflow standardization & tool interfacing● Software licensing models and incumbent pricing● Training & documentation● Skilled workforce

Page 25: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 25/32

Design company trends

Company Type Characteristics Typical size

ID design consultants 1-2 person operation focusing on consulting on particular specialties

0.2 to 0.5M €

PIC design house Always fabless, 3-25 people, sometimes also brokers fabrication or other services

0.5 to 2M €

IP / Technology licensing company

Usually focused on one technology or product area, engineering oriented management

2 to 15M €

Fabless chip firm Growing fast to a niche product or market; usually fabless, strong marketing, product development and distribution departments, 20-200 people

< 200M €

Page 26: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 26/32

IP approach in photonic integration

● Design IP is a large business in semiconductor markets.

● IP owned by:

– Foundries

– Fabless firms

– EDA vendors

Source: Semico researchSource: IBS

Source: Mentor

Page 27: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 27/32

IP approach in photonic integration

● Photonics still lacks such business model, mainly due to:

– Lack of market volume and enough licensee base,

– Low maturity of fabrication processes, risky and expensive IP development,

– IP usually limited to building blocks, not circuits,

– Difficult IP usage, checking and enforcing,

– Expensive patent/semiconductor topography registration, maintenance and defence, specially for SMEs.

Fabless firms

Foundries EDA vendors

Page 28: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

CONFIDENTIAL 28/32

Summary and take-aways

● Photonic integration is maturing very quickly due to growing market demands, and silicon photonics is profiting from all experience of the CMOS world.

● The fabless model is being successfully replicated in the photonic integration field.

● Main technical and business challenges remain on the back-end processes.

● On the design side, the photonics EDA market is quickly consolidating, while design IP will take longer to become a market reality.

Page 29: Fabless silicon photonics operation and design trends · photonic integration field. Main technical and business challenges remain on the back-end processes. On the design side, the

[email protected]

Contact details

www.vlcphotonics.com

@vlcphotonics

linkedin.com/company/vlc-photonics

Thank you for your attention!