Embed Size (px)
Citation preview
Evaluation Board User Guide UG-274
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
Evaluation Board for the AD5252 Digital Potentiometer
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT WARNING AND LEGAL TERMS AND CONDITIONS. Rev. 0 | Page 1 of 16
FEATURES Full featured evaluation board for the AD5252 Several test circuits Various ac/dc input signals PC control via a separately purchased system demonstration
platform (SDP) PC control software 12 extra bytes in EEMEM for user-defined information Resistor tolerance error stored in EEMEM
PACKAGE CONTENTS EVAL-AD5252SDZ evaluation board CD that includes
Self-installing software that allows users to control the board and exercise all functions of the device
Electronic version of the AD5252 data sheet Electronic version of the UG-274 document
GENERAL DESCRIPTION This user guide describes the evaluation board for evaluating the AD5252—a dual-channel, 256-position, nonvolatile memory digital potentiometer. With versatile programmability, the AD5252 allows multiple modes of operation, including read/write access in the RDAC and EEMEM registers, increment/decrement of resistance, resistance changes in ±6 dB scales, wiper setting read-back, and extra EEMEM for storing user-defined information, such as memory data for other components or a lookup table.
The AD5252 supports a dual-supply ±2.25 V to ±2.75 V operation and a single-supply 2.7 V to 5.5 V operation, making the device suited for battery-powered applications and many other appli-cations. In addition, the AD5252 uses a versatile I2C serial interface that operates in fast mode, allowing speeds of up to 400 kbps and supporting the selection of up to four different I2C addresses.
The EVAL-AD5252SDZ can operate in single-supply and dual-supply mode and incorporates an internal power supply from the USB.
Complete specifications for the AD5252 part can be found in the AD5252 data sheet, which is available from Analog Devices, Inc., and should be consulted in conjunction with this user guide when using the evaluation board.
DIGITAL PICTURE OF EVALUATION BOARD WITH SYSTEM DEMONSTRATION PLATFORM
EVAL-AD5252SDZ
0982
0-00
1
SYSTEM DEMONSTRATIONPLATFORM
Figure 1.
UG-274 Evaluation Board User Guide
Rev. 0 | Page 2 of 16
TABLE OF CONTENTS Features .............................................................................................. 1 Package Contents .............................................................................. 1 General Description ......................................................................... 1 Digital Picture of Evaluation Board with System Demonstration Platform ............................................................................................. 1 Revision History ............................................................................... 2 Evaluation Board Hardware ............................................................ 3
Power Supplies .............................................................................. 3 Link Options ................................................................................. 3
Test Circuits ...................................................................................4 Evaluation Board Software ...............................................................6
Installing the Software ..................................................................6 Running the Software ...................................................................6 Software Operation .......................................................................7
Evaluation Board Schematics and Artwork ...................................8 Ordering Information .................................................................... 14
Bill of Materials ........................................................................... 14
REVISION HISTORY 4/11—Revision 0: Initial Version
Evaluation Board User Guide UG-274
Rev. 0 | Page 3 of 16
EVALUATION BOARD HARDWARE POWER SUPPLIES The EVAL-AD5252SDZ supports the use of single and dual power supplies.
In single-supply mode, the evaluation board can be powered either from the SDP port or externally by the J1-1, J1-2, and J1-3 connectors, as described in Table 1.
If dual-supply mode is required, the J1-1, J1-2, and J1-3 connectors must provide the external power supply, as described in Table 1.
All supplies are decoupled to ground using 10 µF tantalum and 0.1 µF ceramic capacitors.
Table 1. Maximum and Minimum Voltages of the Connectors Connector No. Label Voltage J1-1 EXT VDD Analog positive power supply, VDD. For single-supply operation, it is
2.7 V to 5.5 V. For dual-supply operation, it is
2.25 V to 2.75 V. J1-2 GND Analog GND. J1-3 EXT VSS Analog negative power supply, VSS. For single-supply operation, it is 0 V. For dual-supply operation, it is
−2.25 V to −2.75 V.
LINK OPTIONS Several link and switch options are incorporated in the evalu-ation board and should be set up before using the board. Table 2 describes the positions of the links to control the evaluation board by a PC, via the SDP board, using the EVAL-AD5252SDZ in single-supply mode. The functions of these link and switch options are described in detail in Table 3 through Table 6.
Table 2. Link Options Setup for SDP Control (Default) Link No. Option A25 3.3 V A24 GND
Table 3. Link Functions Link No. Power Supply Options A25 VDD This link selects one of the following as the positive power supply: 5 V (from SDP). 3.3 V (from SDP). EXT (external supply from the J1-1 connector). A24 VSS This link selects one of the following as the negative power supply: GND (analog ground). VSS (external supply from the J1-3 connector).
UG-274 Evaluation Board User Guide
Rev. 0 | Page 4 of 16
TEST CIRCUITS The EVAL-AD5252SDZ incorporates several test circuits to evaluate the AD5252 performance.
DAC
RDAC1 can be operated as a digital-to-analog converter (DAC), as shown in Figure 2.
0982
0-00
2
W1_BUF
A1
RDAC1
AC + DC
VDD
A1
B1BUF-W1
VSS
GND
DC
2VDD – VSS
VDD
2VDD – VSS
VSS
R34
R35
W1
W1
B1
Figure 2. DAC
Table 4 shows the options available for the voltage references.
Table 4. DAC Voltage References Terminal Link Options Description A1 A20 AC + DC Connects Terminal A1 to
(VDD − VSS)/2. VDD Connects Terminal A1 to VDD. W1 BUF-W1 Connects Terminal W1 to an
output buffer. B1 A21 DC Connects Terminal B1 to
(VDD − VSS)/2. VSS Connects Terminal B1 to VSS. GND Connects Terminal B1 to
analog ground.
The output voltage is defined in Equation 1.
256)( WB1
B1A1OUTR
VVV ×−= (1)
where: RWB1 is the resistor between the W1 and B1 terminals. VA1 is the voltage applied to the A1 terminal (A20 link). VB1 is the voltage applied to the B1 terminal (A21 link).
Using the R34 and R35 external resistors, you can reduce the voltage of the voltage references. In this case, use the A1 and B1 test points to measure the voltage applied to the A1 and B1 terminals and recalculate VA1 and VB1 in Equation 1.
AC Signal Attenuation
RDAC1 can be used to attenuate an ac signal, which must be provided externally using the AC_INPUT connector, as shown in Figure 3.
W1_BUF
A1
RDAC1
AC + DC
AC_INPUT
AC
A1
B1BUF-W1
GND
2VDD – VSS
VSS
R34
R35
W1
W1
B1
1µF
R36
0982
0-00
3
DC
VSS2VDD – VSS
Figure 3. AC Signal Attenuator
Depending on the voltage supply rails and the dc offset voltage of the ac signal, various configurations can be used, as described in Table 5.
Table 5. AC Signal Attenuation Link Options
Voltage Supply
Maximum AC Signal Amplitude Link Options Conditions
Single VDD A20 AC + DC No dc offset voltage. AC signal is outside
the voltage supply rails due to the dc offset voltage.
DC offset voltage ≠ VDD/21.
AC All other conditions. A21 DC Use in conjunction
with AC + DC link. GND All other conditions. Dual VDD/VSS A20 AC + DC AC signal is outside
the voltage supply rails due to the dc offset voltage.
DC offset voltage ≠ 0 V1.
AC All other conditions. A21 GND Use in conjunction
with AC + DC link. VSS All other conditions. 1 Recommended to ensure optimal total harmonic distortion (THD) performance.
The signal attenuation is defined in Equation 2.
+×=
−− ENDTOEND
WWB1
RRR
nAttenuatio log20)dB( (2)
where: RWB1 is the resistor between the W1 and B1 terminals. RW is the wiper resistance. REND-TO-END is the end-to-end resistance value.
Evaluation Board User Guide UG-274
Rev. 0 | Page 5 of 16
In addition, R36 can be used to achieve a pseudologarithmic attenuation. To do so, adjust the R36 resistor until a desirable transfer function is found.
Signal Amplifier
RDAC3 can be operated as an inverting or noninverting signal amplifier supporting linear or pseudologarithmic gains. Table 6 shows the available configurations.
Table 6. Amplifier Selection Link Options Amplifier Gain Link Label Noninverting Linear A27 LINEAR A29 NON-INVERTING A30 NON-INVERTING Pseudologarithmic A27 PSEUDOLOG A29 NON-INVERTING A30 NON-INVERTING Inverting Linear A27 LINEAR A29 INVERTING A30 INVERTING Pseudologarithmic A27 PSEUDOLOG A29 INVERTING A30 INVERTING
The noninverting amplifier with linear gain is shown in Figure 4, and the gain is defined in Equation 3.
R38R
G WB3+=1 (3)
where RWB3 is the resistor between the W3 and B3 terminals.
VIN
RDAC3B3 R42
W3 B2
W2
VOUT
OAVOUTC110nF
R411.7kΩ
R382.7kΩ
0982
0-00
4
Figure 4. Linear Noninverting Amplifier
The noninverting amplifier with pseudologarithmic gain is shown in Figure 5, and the gain is defined in Equation 4.
AW3
WB3
RR
G +=1 (4)
where: RWB3 is the resistor between the W3 and B3 terminals. RAW3 is the resistor between the A3 and W3 terminals.
VIN
RDAC3
B3A3 R42W3 B2
W2
VOUT
OAVOUT
A2
C110nF
R411.7kΩ
R43
0982
0-00
5
Figure 5. Pseudologarithmic Noninverting Amplifier
R43 and R42 can be used to set the maximum and minimum gain limits.
The inverting amplifier with linear gain is shown in Figure 6, and the gain is defined in Equation 5.
R38R
G WB3−= (5)
where RWB3 is the resistor between the W3 and B3 terminals.
VIN
RDAC3B3 R42
W3 B2
W2
VOUT
OAVOUTC110nF
R411.7kΩ
R382.7kΩ
0982
0-00
6
Figure 6. Linear Inverting Amplifier
The inverting amplifier with pseudologarithmic gain is shown in Figure 7, and the gain is defined in Equation 6.
AW3
WB3
RR
G −= (6)
where: RWB3 is the resistor between the W3 and B3 terminals. RAW3 is the resistor between the A3 and W3 terminals.
VINRDAC3
B3A3 R42W3 B2
W2
VOUT
OAVOUT
A2
C110nF
R411.7kΩ
R43
0982
0-00
7
Figure 7. Pseudologarithmic Inverting Amplifier
R43 and R42 can be used to set the maximum and minimum gain limits.
UG-274 Evaluation Board User Guide
Rev. 0 | Page 6 of 16
EVALUATION BOARD SOFTWARE INSTALLING THE SOFTWARE The EVAL-AD5252SDZ evaluation kit includes evaluation board software provided on a CD. The software is compatible with Windows® XP, Windows Vista, and Windows 7 (both 32 and 64 bits).
Install the software before connecting the SDP board to the USB port of the PC to ensure that the SDP board is recognized when it is connected to the PC.
1. Start the Windows operating system and insert the CD. 2. The installation software must open automatically. If it
does not, run the setup.exe file from the CD. 3. After installation is completed, power up the evaluation
board as described in the Power Supplies section. 4. Plug the EVAL-AD5252SDZ into the SDP board and the SDP
board into the PC using the USB cable included in the box. 5. When the software detects the evaluation board, follow the
instructions that appear to finalize the installation.
To uninstall the program, click Start > Control Panel > Add or Remove Programs > AD5252 Eval Board.
RUNNING THE SOFTWARE To run the evaluation board software, do the following:
1. Click Start > All Programs > Analog Devices > AD5252 > AD5252 Eval Board.
2. If the SDP board is not connected to the USB port when the software is launched, a connectivity error is displayed (see Figure 8). Connect the evaluation board to the USB port of the PC, wait a few seconds, click Rescan, and follow the instructions.
0982
0-00
8
Figure 8. Pop-Up Window Error
The main window of the EVAL-AD5252SDZ evaluation software then opens, as shown in Figure 9.
0982
0-00
9
Figure 9. EVAL-AD5252SDZ Evaluation Board Software Main Window
Evaluation Board User Guide UG-274
Rev. 0 | Page 7 of 16
SOFTWARE OPERATION The main window of the EVAL-AD5252SDZ software is divided into the following sections: QUICK COMMANDS, REGISTER ACCESS, WP, TOLERANCE, and MEMORY. The features of the main window are as follows:
• The QUICK COMMANDS section allows you to send the AD5252 quick commands directly to the AD5252.
• The REGISTER ACCESS section can be used to update the RDAC registers by typing a value into a window and clicking WRITE. Alternatively, you can send a customized I2C data word by manually switching the scroll bars from 0 to 1 or from 1 to 0, as desired, and then clicking SEND DATA. When WRITE is clicked or a quick command is executed, a write-read operation is performed, and the
values displayed in this section are updated with the actual RDAC register values. This function can be used to verify whether the write operation was completed successfully. The scroll bars are updated upon each write transfer.
• The WP section enables or disables the AD5252 WP pin. • The TOLERANCE section displays the stored tolerance of
each internal resistor. • The MEMORY section displays the data stored in the
memory block. The data can be updated by switching the scroll bar from READ to WRITE, updating a particular window value, clicking UPDATE ALL or UPDATE SINGLE, and selecting the memory location to write.
• Clicking EXIT closes the program but does not reset the part.
UG-274 Evaluation Board User Guide
Rev. 0 | Page 8 of 16
EVALUATION BOARD SCHEMATICS AND ARTWORK
09820-010
MU
LTIC
HANN
EL
I2C
SPI
U/D
0x5E0x
5E0x
58
0x5A
1AG
ND2
2B2
3A2
7A4
8W
4
9DG
ND
10SH
DN
11SY
NC
12DI
N
5AG
ND4
6B4
4W
2
21AG
ND1
19A3
13SD
O
14SC
LK
15RE
SET
16VD
D
17AG
ND3
18W
3
24B1
22W
1
23A1
20B3U6
AD84
03
1W
1
2B1
3A1
7B2
8A2
9SD
A
10VS
S
11A3
12B3
5W
P
6W
2
4AD
0
19W
4
13W
3
14SC
L
15DG
ND
16AD
1
17A4
18B4
20VD
DU7
AD52
54
1NC
2NC
3GN
D
7SH
DN
8DI
N
9SC
LK
10SD
O
11VS
S
12NC
5RE
SET
6VD
D
4SY
NC
21B2
19A2
13B3
14W
3
15A3
16B1
17W
1
18A1
24B4
22A4
23W
4
20W
2
U8AD
5204
4GN
D
5VD
D
6SC
L8
A2
7SD
A1
B1
2A1
3W
29
B2
10W
1
U1AD
5243
4GN
D
5VD
D
6SC
LK
8SY
NC7
DIN
1B1
2A1
3W
29
B2
10W
1
U2AD
5162
4GN
D
5VD
D
6SC
L8
A2
7SD
A1
B1
2A1
3W
29
B2
10W
1
U3AD
5172
_SO
CKET
1O
1
2SC
LK3
DIN
7A1
8W
1
9B1
10A2
11W
2
12B2
5GN
D6
VSS
4SD
O
19VD
D
13B3
14W
3
15A3
16B4
17W
4
18A4
20W
P
21RE
SET
22SY
NC
23RD
Y
24O
2
U4AD
5233
4VS
S
5W
2
6A2
8GN
D7
B2
1B1
2A1
3W
1
9M
ODE
10DA
CSEL
11U/
D12
CLK
13CS
14VD
DU5
AD52
22
4W
15
B1
6A1
8VS
S
7SD
A
1VD
D
2AD
0
3W
P
9SC
L
10DG
ND
11AD
112
A3
13B3
14W
3
U9AD
5252
4GN
D5
VSS
6A1
8B1
7W
1
1SC
LK2
DIN
3SD
O
9B2
10W
2
11A2
12VD
D
13W
P14
RESE
T
15SY
NC
16RD
Y
U10
AD52
32
4GN
D5
VSS
6A1
8B1
7W
1
1SC
LK2
DIN
3SD
O
9B2
10W
2
11A2
12VD
D
13W
P14
RESE
T
15SY
NC
16RD
Y
U11
AD52
35
4GN
D5
VSS
6V1
8B1
7W
1
1SC
LK2
DIN
3SD
O
9B2
10W
2
11V2
12VD
D
13W
P14
RESE
T
15SY
NC
16RD
Y
U12
ADN2
850
A1
W1-
1 B1 A2
W2-
1 B2 A3
W3-
1 B3 A4
W4-
1 B4
SHDN
RESE
T
SCLK
SDO
DIN
SYNC
-1
A1
W1-
8 B1 A2
W2-
8 B2 A3
W3-
8 B3 A4
W4-
8 B4
SDA
SCL
WP
A1
W1-
5 B1 A2
W2-
5 B2
RDY
SDO
DIN
SCLK
SYNC
-5
WP
RESE
T
VDD
VDD
VSS
VSS
VDD
A1
W1-
4 B1
W2-
4 B2
SYNC
-4DI
NSC
LK
VDD
A1
W1-
2 B1 A2
W2-
2 B2 A3
W3-
2 B3 A4
W4-
2 B4
SYNC
-2
SCLK
DIN
SDO
RESE
T
SHDN
VDD
VSS
A1
W1-
3 B1 A2
W2-
3 B2 A3
W3-
3 B3 A4
W4-
3 B4
O1
O2
RDY
SDO
SCLK
DIN
SYNC
-3
RESE
T
WP
VDD VS
S
W1-
6 B1
W2-
6 B2 V1 V2
RDY
SDO
DIN
SCLK
SYNC
-6
WP
RESE
T
VDD VS
S
A1
W1-
9 B1 A2
W2-
9 B2
A1
W1-
7 B1 A2
W2-
7 B2
RDY
SDO
DIN
SCLK
SYNC
-7
WP
RESE
T
VDD
VSS
VDD
SCL
SDA
WP
VSS
VDD
A1
W1-
10 B1 A2
W2-
10 B2
SDA
SCL
A1
W1-
11 B1 A2
W2-
11 B2
SDA
SCL
VDD
VDD
A1
W1-
12 B1 A2
W2-
12 B2
CS CLK
U/D
DACS
ELM
ODE
VDD
VSS
Figure 10. Schematic of Multiboard Digital Potentiometers
Evaluation Board User Guide UG-274
Rev. 0 | Page 9 of 16
VDD
DAC + FLOATING DAC + BW
PSEUDOLOG ATTENUATOR
B1
AC
AD8403-1
AD5204-1
AD5233-1
AD5162-1
AD5232-1
ADN2850-1
AD5235-1
AD5254-1
AD5252-1
AD5172
AD5243-1
W1
AD5222-1
+
-1
2
3U14-A
AD8618ARZ
BUF-W1 W1_BUF
R34
R35
R39
R40
AC_INPUT C3
A1
B1
R36
ABC
A20
ABC
A21
R3
R4
3 +2 -
1
U15-A
AD8652AR
5 +
6 - 7
U15-B
AD8652AR
8V+
4V-U15-C
W1-1
W1-2
W1-3
W1-4
W1-5
W1-6
W1-7
W1-8
W1-9
W1-10
W1-11
W1
W1-12
VDD
VSS
A1
B1
VSS
VDD
VSS
VDD
VSS
0982
0-01
1
AC + DC
Figure 11. Schematic of Multiboard RDAC Circuits
09
820-
012
INVERTING AND NON-INVERTING WITH LINEAR AND PSEUDO-LOG GAIN
DIGIPOT
PSEUDOLOG
LINEARNON-INVERTING
INVERTING
NON-INVERTING
INVERTING
CIRCUIT CONNECTION
VIN
GND
+
-
76
5U14-B
AD8618ARZ
AD8403 -2
AD5204 -2
AD5233 -2
AD5162 -2
AD5232 -2
ADN2850 -2
AD5235 -2
AD5254 -2
AD5252 -2
AD5172 -2
AD5243 -2
AD5322 -2
W2
VOUT
R38
J2-1
J2-2
R41
R42
R43
B2A2
OAV
OU
T
C1
BA A29
BAA27
BA A30
W2-1
W2-2
W2-3
W2-4
W2-5
W2-6
W2-7
W2-8
W2-9
W2-10
W2-11
W2-12
W2
A2
B2W2
Figure 12. Schematic of Multiboard RDAC Circuits
UG-274 Evaluation Board User Guide
Rev. 0 | Page 10 of 16
09820-013
POW
ER-S
UPP
LIES
EXT
VD
D +5V
+3.3
V
GN
D
EXT
VSS
GN
D
CH
ANN
ELS
3 AN
D 4
POW
ER-S
UPP
LY
DIG
ITAL
PIN
SC
UR
REN
T M
ON
ITO
R+C
2410
uFC
250.
1uF C26
0.1u
F+
C27
10uF
J1-1
J1-2
J1-3
A B C
A25
A BA24
+ -14
1312U
14-D AD
8618
ARZ
AD84
03-4
AD52
04-4
AD52
33-4
AD52
54-4
+ -8
910U
14-C AD
8618
ARZ
AD84
03-3
AD52
04-3
AD52
33-3
AD52
54-3
BUF-
4
BUF-
3
A4
VOU
T4
B4 A3
VOU
T3
B3
W4
W3
O2
O1
V2V1
C2
0.1u
F C4
0.1u
F
VSS
VDD
+3.3
V+5
V
W4-
1
W4-
2
W4-
3
W4-
8
W3-
1
W3-
2
W3-
3
W3-
8
B4 A3
B3A4
O1
O2
V1
V2
Figure 13. Schematic of AD5252 Power Supplies and Other Channels
Evaluation Board User Guide UG-274
Rev. 0 | Page 11 of 16
09820-014
MU
X-C
S
LEVE
LTR
ANSL
ATO
R
TEST
POIN
TS
SDP
BOAR
DC
ONN
ECTO
RAN
DEE
PRO
M
EXTE
RN
ALC
ON
TRO
LC
ONN
ECTI
ON
SPO
RT
UART
SPI
TIM
ERS
INPU
T/O
UTP
UT
GEN
ERAL
CONT
ROL
BLAC
KFIN
PORT
PARA
LLEL
FUTU
REUS
E
I2C
POW
ERSU
PPLY
1VI
N_4-
12V
2N/
C3
GND
4GN
D5
5V_U
SB6
GND
7PA
R_D2
38
PAR_
D21
9P A
R_D1
910
PAR_
D17
11GN
D
12PA
R_D1
413
PAR_
D13
14PA
R_D1
115
PAR_
D916
PAR_
D7
17GN
D
18PA
R_D5
19PA
R_D3
20PA
R_D1
21PA
R_RD
22PA
R_CS
23GN
D
24PA
R_A3
25PA
R_A1
26PA
R_FS
327
PAR_
FS1
28GN
D
29SP
ORT
_DR3
30SP
ORT
_DR2
31SP
ORT
_DR1
32SP
ORT
_DT1
33SP
ORT
_DT2
34SP
ORT
_DT3
35SP
ORT
_INT
36GN
D
37SP
I_SE
L_B
38SP
I_SE
L_C
39SP
I_SE
L1/_
SS
40GN
D
41SD
A_1
42SC
L_1
43GP
IO0
44GP
IO2
45GP
IO4
46GN
D
47GP
IO6
48TM
R_A
49TM
R_C
50FU
TURE
51FU
TURE
52GN
D
53FU
TURE
54FU
TURE
55FU
TURE
56FU
TURE
57FU
TURE
58GN
D
59UA
RT_R
X
60RE
SET_
IN61
BMO
DE1
62UA
RT_T
X
63GN
D
64FU
TURE
65FU
TURE
66FU
TURE
67FU
TURE
68FU
TURE
69GN
D
70FU
TURE
71FU
TURE
72TM
R_D
73TM
R_B
74GP
IO7
75GN
D
76GP
IO5
77GP
IO3
78GP
IO1
79SC
L_0-
EEPR
OM
80SD
A_0-
EEPR
OM
81GN
D
82SP
I_CL
K83
SPI_
MIS
O84
SPI_
MO
SI85
SPI_
SEL_
A
86GN
D
87SP
ORT
_TSC
LK88
SPO
RT_D
TO
89SP
ORT
_TFS
90SP
ORT
_RFS
91SP
ORT
_DR0
92SP
ORT
_RSC
LK
93GN
D
94PA
R_CL
K95
PAR_
FS2
96PA
R_A0
97PA
R_A2
98GN
D
99PA
R_IN
T10
0PA
R_W
R
101
PAR_
D010
2PA
R_D2
103
PAR_
D4
104
GND
105
PAR_
D610
6PA
R_D8
107
PAR_
D10
108
PAR_
D12
109
GND
110
PAR_
D15
111
PAR_
D16
112
PAR_
D18
113
PAR_
D20
114
PAR_
D22
115
GND
116
V_IO
(3.3
V)11
7GN
D11
8GN
D11
97V
_UNR
EGO
UT12
07V
_UNR
EGO
UT
J22
BLAC
KFIN
-DB_
FEM
ALE_
CON
NEC
TOR_
2
1A0
2A1
3A2
4VS
S5
SDA
6SC
L7
WP
8VC
CU25
24LC
01
D6 LED
R37
1K
DGND
AGND
4S8
5S6
11A0
10A1
6EN
9A2
1S5
14S2
2S7
12S4
13S1
3D
7VS
S
8G
ND
15S3
16VD
D
A22
ADG
658
35A0
36A1
37A2
38A3
39A4
40A5
1A6
2A7
3A8
4A9
5A1
06
A11
7A1
28
A13
9A1
410
A15
30B0
29B1
28B2
27B3
26B4
25B5
24B6
23B7
22B8
21B9
20B1
019
B11
18B1
217
B13
16B1
415
B15
32BE
231
BE1
34SE
L
11GN
D33
VCC
U13
ADG3
247-
CSP
MUX
-A0|
CS
MUX
-A2|
U/D
SCLK
_BF
DIN_
BFM
UX-A
1|DA
CSEL
RDY|
MO
DE
CLK
SDO
_BF
SYNC
_BF
SDA_
BF
SHDN
_BF
SCL_
BF
RESE
T_BF
WP_
BF
+3V3
VDD
+5V VS
S
A23
A5 A6 A7 A8
A9 A10
A11
A12
A13
A14
A16
A17
A18
R2 2k2
R1 2k2
DIN_
BFSD
O_B
FSC
LK_B
F
SYNC
_BF
RDY|
MO
DERE
SET_
BFW
P_BF
SDA_
BF
SCL_
BF SHDN
_BF
+3.3
V+5
V
+3.3
V
MUX
-A2|
U/D
MUX
-A1|
DACS
ELM
UX-A
0|CS
MUX
-A0|
CSM
UX-A
1|DA
CSEL
MUX
-A2|
U/D
SYNC
-1
SYNC
-2
SYNC
-3
SYNC
-4
SYNC
-5
SYNC
-6
SYNC
-7
VDD
+3.3
V
CLK_
BF
SCLK
_BF
SCLK
DIN_
BFDI
NSD
O_B
FSD
OSY
NC_B
FSY
NCSY
NCRE
SET_
BFW
P_BF
SHDN
_BF
RDY_
BF
RESE
TW
PSH
DNRD
YSD
A_BF
SCL_
BFSD
ASC
LM
UX-A
0|CS
MUX
-A1|
DACS
ELM
UX-A
2|U/
DRD
Y|M
ODE
CS DACS
ELU/
DM
ODE
CLK_
BFCL
K
+5V
MUX
-A0|
CS
MUX
-A1|
DACS
EL
MUX
-A2|
U/D
RDY|
MO
DE
CLK_
BF
SCLK
_BF
DIN_
BF
SDO
_BF
SYNC
_BF
SDA_
BF
SCL_
BF
SHDN
_BF
RESE
T_BF
WP_
BF
VDD
VSS
+5V
+3.3
V
+3.3
V
Figure 14. Schematic of SDP Connector
UG-274 Evaluation Board User Guide
Rev. 0 | Page 12 of 16
0982
0-01
5
Figure 15. Component Side View
0982
0-01
6
Figure 16. Component Placement Drawing
0982
0-01
7
Figure 17. Layer 2 Side PCB Drawing
Evaluation Board User Guide UG-274
Rev. 0 | Page 13 of 16
0982
0-01
8
Figure 18. Layer 3 Side PCB Drawing
0982
0-01
9
Figure 19. Solder Side PCB Drawing
UG-274 Evaluation Board User Guide
Rev. 0 | Page 14 of 16
ORDERING INFORMATION BILL OF MATERIALS
Table 7. Qty Reference Designator Description Supplier1
1
/Part Number C1 10 nF capacitor, 0805 FEC 1692285
4 C2, C4, C25, C26 0.1 µF capacitor, 0603 FEC 138-2224 1 C3 1 µF capacitor, 0402 FEC 1288253 2 C24, C27 10 µF capacitor, 1206 FEC 1611967 1 D6 LED, green FEC 579-0852 1 J1 3-pin connector FEC 151790 1 J2 2-pin connector FEC 151789 1 J22 Receptacle, 0.6 mm, 120 way Digi-Key H1219-ND 4 A20, A21, A24, A25 Header, 2-row, 36 + 36 way, and jumper socket, black FEC 148-535 and FEC 150-410 3 A27, A29, A30 Header, 1-row, 3-way, and jumper socket, black FEC 102-2248 and FEC 150-410 4 BUF-W1, OAVOUT, BUF-3, BUF-4 Header, 1-row, 2-way, and jumper socket, black FEC 102-2247 and FEC 150-410 1 R41 1.78 kΩ resistor, 0603, 1% FEC 1170811 2 R1, R2 2.2 kΩ resistor, 0603, 1% FEC 933-0810 5 R3, R4, R38, R39, R40 2.7 kΩ resistor, 1206, 1% FEC 9337288 36 AD5162-1, AD5162-2, AD5172-1,
AD5172-2, AD5204-1, AD5204-2, AD5204-3, AD5204-4, AD5222-1, AD5222-2, AD5232-1, AD5232-2, AD5233-1, AD5233-2, AD5233-3, AD5233-4, AD5235-1, AD5235-2, AD5243-1, AD5243-2, AD5252-1, AD5252-2, AD5254-1, AD5254-2, AD5254-3, AD5254-4, AD8403-1, AD8403-2, AD8403-3, AD8403-4, ADN2850-1, ADN2850-2, R34, R35, R42, R43
0 Ω resistor, 0603 FEC 9331662
1 R37 1 kΩ resistor, 0603, 1% FEC 933-0380 6 3.3 V, 5 V, DGND, AGND, VDD, VSS Test point, PCB, black, PK100 FEC 873-1128 35 A1, A2, A3, A4, RDY|MODE, RESET_BF,
SCL_BF, SCLK_BF, SDA_BF, SDO_BF, SHDN_BF, SYNC_BF, MUX-A0|CS, MUX-A1|DACSEL, MUX-A2|U/D, O1, O2, DIN_BF, CLK, B1, B2, B3, B4, V1, V2, VOUT, VOUT2, VOUT3, VOUT4, W1, W1_BUF, W2, W3, W4, WP_BUF
Test point, PCB, red, PK100 FEC 873-1144
1 U1 AD5243 Analog Devices AD5243 1 U2 AD5162 Analog Devices AD5162 1 U3 AD5172 Analog Devices AD5172 1 U4 AD5233 Analog Devices AD5233 1 U5 AD5222 Analog Devices AD5222 1 U6 AD8403 Analog Devices AD8403 1 U7 AD5254 Analog Devices AD5254 1 U8 AD5204 Analog Devices AD5204 1 U9 AD5252 Analog Devices AD5252 1 U10 AD5232 Analog Devices AD5232 1 U11 AD5235 Analog Devices AD5235 1 U12 ADN2850 Analog Devices ADN2850 1 U13 ADG3247 Analog Devices ADG3247 1 U14 AD8618 Analog Devices AD8618 1 U15 AD8652 Analog Devices AD8652 1 A22 ADG658 Analog Devices ADG658 1 U25 24LC64 FEC 975-8070 1 FEC refers to Farnell Electronic Component Distributors; Digi-Key refers to Digi-Key Corporation.
Evaluation Board User Guide UG-274
Rev. 0 | Page 15 of 16
NOTES
UG-274 Evaluation Board User Guide
Rev. 0 | Page 16 of 16
NOTES
I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).
ESD Caution ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Legal Terms and Conditions By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc. (“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term “Third Party” includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.
©2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. UG09820-0-4/11(0)
![Web viewfs d3(a[2],b[2],b2,b3); fs d4(a[3],b[3],b3,bo); endmodule // sub. module(one bit full sub) module. fs(a,b,bin,d,bo); input. a,b,bin; output. d,bo; wire. abar,w1,w2,w3](https://img.pdfslide.us/doc/110x75/5a947ac37f8b9a8b5d8c8808/viewfs-d3a2b2b2b3-fs-d4a3b3b3bo-endmodule-sub-moduleone.jpg)
![[b3] Salter David_ Rtf Session b3](https://img.pdfslide.us/doc/110x75/577ce47b1a28abf1038e744e/b3-salter-david-rtf-session-b3.jpg)
