EVAL-AD5791SDZ User Guide - analog.com · ADP5070, and J13 is intended for use with well-regulated bench supplies. See Figure 2 for a functional block diagram

EVAL-AD5791SDZ User Guide UG-1152

One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com

Evaluation Board for the AD5791 1 ppm 20-Bit, ±1 LSB INL, Voltage Output DAC

with Single and Dual Supply

PLEASE SEE THE LAST PAGE FOR AN IMPORTANT WARNING AND LEGAL TERMS AND CONDITIONS. Rev. A | Page 1 of 26

FEATURES Full-featured evaluation board for the AD5791 with the

ADP5070 power solution Power Solution generated from single 3.3 V supply. PC control in conjunction with Analog Devices, Inc.,

EVAL-SDP-CB1Z SDP PC software for control

EVALUATION KIT CONTENTS EVAL-AD5791SDZ evaluation board EV-ADR445-REFZ reference board AD5791 evaluation software

GENERAL DESCRIPTION This user guide supports the EVAL-AD5791SDZ evaluation board, Revision B. UG-185 supports previous revisions of the evaluation board.

The EVAL-AD5791SDZ is a full-featured evaluation board, designed for the easy evaluation of all features of the AD5791 voltage output, 20-bit digital-to-analog converter (DAC). The AD5791 pins are accessible at on-board connectors for external connection. The evaluation board can be controlled by two means: via the on-board connector (J12) or via the system demonstration platform (SDP) connector (J14).

The evaluation board also integrates a power solution utilizing the ADP5070 switching regulator and linear regulators (ADP7118 and ADP7182) to generate a bipolar supply of up to −15 V and +15 V from a +3.3 V single supply. Alternatively, the DAC can be supplied with linear power supplies via the on-board connectors (J11 and J13).

A daughter board connected to the top right of the EVAL-AD5791SDZ includes a voltage reference to externally apply to the DAC.

The EVAL-SDP-CB1Z SDP board allows the EVAL-AD5791SDZ evaluation board to be controlled through the USB port of a Windows®-based PC featuring Windows XP or later when using the AD5791 evaluation software.

The AD5791 is a high precision, 20-bit DAC, designed to meet the requirements of precision control applications. The output range of the AD5791 is configured by two reference voltage inputs. The device is specified to operate with a dual power supply of up to 33 V.

Complete specifications for the AD5791 are available in the AD5791 data sheet available from Analog Devices, which must be consulted in conjunction with this user guide when using the evaluation board.

EVALUATION BOARD PHOTOGRAPH

Figure 1.

1601

0-10

1

http://analog.com/ad5791?doc=eval-ad5791sdz-ug-1152.pdf


http://analog.com/adp5070?doc=eval-ad5791sdz-ug-1152.pdf

http://www.analog.com/EVAL-SDP-CB1Z?doc=EVAL-AD5791SDZ-UG-1152.pdf

http://www.analog.com/adr445?doc=eval-ad5791sdz-ug-1152.pdf


http://www.analog.com/UG-185?doc=eval-ad5791sdz-ug-1152.pdf




http://www.analog.com/adp7118?doc=eval-ad5791sdz-ug-1152.pdf








www.analog.com

http://analog.com/eval-ad5791?doc=eval-ad5791sdz-ug-1152.pdf

UG-1152 EVAL-AD5791SDZ User Guide

Rev. A | Page 2 of 26

TABLE OF CONTENTS Features .............................................................................................. 1 Evaluation Kit Contents ................................................................... 1 General Description ......................................................................... 1 Evaluation Board Photograph ......................................................... 1 Revision History ............................................................................... 2 Evaluation Board Hardware ............................................................ 3

Power Supplies and Default Link Options ................................ 3 Power Solution (ADP5070)—Single-Supply Option ............... 4 Bench Power Supply—Dual Supply Option ............................. 4 Voltage Reference Daughter Board ............................................ 4 On-Board Connectors ................................................................. 7

Evaluation Board Software .............................................................. 8

Software Installation .....................................................................8 Software Operation .......................................................................8 Main Window ................................................................................9

Evaluation Board Schematics and Artwork ................................ 11 AD5791 Carrier Board .............................................................. 11 ADR445 Reference Voltage Daughter Board ......................... 18 LTZ1000 Reference Voltage Daughter Board ......................... 20 LTC6655 Reference Voltage Daughter Board ......................... 22

Ordering Information .................................................................... 24 Bill of Materials ........................................................................... 24

REVISION HISTORY 6/2018—Rev. 0 to Rev. A Added Figure 5; Renumbered Sequentially .................................. 5 Changes to LTZ1000 and LTC6655 Reference Boards Section ....... 5 Added LTC6655 Reference Voltage Daughter Board Section and Figure 27 .......................................................................................... 22 Added Figure 28 to Figure 31 ....................................................... 23 Added Table 9 .................................................................................. 26 1/2018—Revision 0: Initial Version




EVALUATION BOARD HARDWARE POWER SUPPLIES AND DEFAULT LINK OPTIONS The EVAL-AD5791SDZ evaluation board can be powered using the on-board ADP5070 from a single voltage. The voltage sources available are an external single supply via the J11 connector and a supply sourced from the SDP controller board (EVAL-SDP-CB1Z).

Alternatively, the J13 connector can provide power to the board, instead of the ADP5070, and J13 is intended for use with well-regulated bench supplies. See Figure 2 for a functional block diagram.

With any of the possible options, set the link options on the evaluation board for the required operating setup first, before supplying the evaluation board.

Each supply is decoupled to the relevant ground plane with 10 µF and 0.1 µF capacitors. Each device supply pin is again decoupled with a 10 µF and 0.1 µF capacitor pair to the relevant ground plane.

The analog and digital planes are connected at one location close to the DAC. To avoid ground loop problems, do not connect AGND and DGND elsewhere in the system.

Table 1. Quick Start Jumper Configuration for ADP5070 and Bench Supply

Link No. ADP5070 with LDOs ADP5070 Bench Supply

LK2 Inserted Inserted Removed LK5 Removed Inserted Inserted LK6 Removed Inserted Not

applicable LK7 Removed Inserted Not

applicable LK8 B A A LK9 B B A LK10 B B A

Figure 2. Powering the EVAL-AD5791SDZ Evaluation Board

LK1

A

ADP5070

J13

VDDAGND

VSS

AD5791VDD

VSS

VCC

VREFVCC

DGND

LK9AB

A

B

ADP7118

LK8A

B

ADP7182

ADP7118

LK2LK7

LK6

LK5

IOVCC

LK10

J12 PIN10

J11

VOLTAGE REFERENCEDAUGHTER BOARD

1601

0-00

1











POWER SOLUTION (ADP5070)—SINGLE-SUPPLY OPTION The EVAL-AD5791SDZ board is populated with an ADP5070 switching regulator. This regulator is preceded by voltage regulators (ADP7118 and ADP7182) that can be bypassed if required. The supplies generated from the ADP5070 alone or with the addition of the voltage regulators are −15 V and +15 V from a +3.3 V single supply. Link LK6 and Link LK7 must be inserted when the voltage regulators are bypassed.

The circuit was designed using the ADIsimPower toolset, which selects the components, generates the schematic and bill of materials, and displays the performance specifications. Visit the ADP5070 product page to download the design tools.

The ADP5070 requires a minimum voltage supply of 3.3 V for correct operation. Following the jumper configuration in Table 1 for the ADP5070 alone or the ADP5070 with low dropout regulators (LDOs) options, the evaluation board is supplied via the on-board J11 connector with an external 3.3 V single supply.

The J11 connector can be supplied with a range of 3.3 V to 5.5 V when Link LK5 is inserted, or with a range of 3.3 V to 18 V when Link LK5 is removed.

Link LK1 must be inserted to Position A at all times. Refer to Table 3 for full link options.

BENCH POWER SUPPLY—DUAL SUPPLY OPTION The evaluation board can be powered using a bench supply to allow all output voltage ranges of the AD5791. A headroom and footroom of at least 2.5 V is required on the dual supply. It is important that the voltage across the negative analog supply (VSS) and positive analog supply (VDD) does not exceed the absolute maximum rating of 34 V. Otherwise, device reliability can be affected.

Following the jumper configuration in Table 1 for the bench supply configuration, supply the evaluation board with a dual supply of VSS = −15 V and VDD = +15 V via the J13 connector. The AD5791 also requires users to apply a 3.3 V single supply to the VCC and IOVCC pins that can be sourced via the J11 connector or the on-board J12 connector. Select the position of Link LK8 depending on the preferred source to supply the VCC pin and the IOVCC pin. Select the position of Link LK1 to Position A at all times. Refer to Table 3 for full link options.

VOLTAGE REFERENCE DAUGHTER BOARD The daughter board inserted into Connector J1, Connector J4, and Connector J9 (available at the top right corner of the EVAL-AD5791SDZ evaluation board) includes a voltage reference. The voltage supplied by the voltage reference is gained up and inverted to provide the positive and negative reference voltages required by the AD5791, which are routed to the EVAL-AD5791SDZ board via the J4 connector.

ADR445 Reference Board

The EVAL-AD5791SDZ evaluation kit provides the EV-ADR445- REFZ reference board to complete the hardware required to evaluate the AD5791.

The ADR445 is a 5 V low noise reference with 3 ppm/°C maximum temperature drift and 2.25 µV p-p noise specifications across the operating temperature range. Figure 3 shows the typical integral nonlinearity (INL) performance.

Figure 3. AD5791 with ADR445 INL Performance

Link JP1 selects the source of the reference voltage between the ADR445 and an external 5 V reference voltage applied at the VR_EXT connector. Refer to Table 2 for the link details.

Table 2. JP1 Link Reference Voltage Selection JP1 Link Position Reference Voltage Selection A ADR445 B 5 V external reference voltage applied at

VR_EXT connector

–2.5

–2.0

–1.5

–1.0

–0.5

0

0.5

1.0

0 200000 400000 600000 800000 1000000DAC CODE

INL

ERR

OR

(LSB

)

ADR445 REFERENCEEXTERNAL SUPPLY ON J13VDD = +15VVSS = –15V3458A DMM, NPLC = 10STEP SIZE = 1024TA = 25°C

1601

0-10

3






http://www.analog.com/adisimpower?doc=EVAL-AD5791SDZ-UG-1152.pdf








http://analog.com/adr445?doc=eval-ad5791sdz-ug-1152.pdf












LTZ1000 and LTC6655 Reference Boards

The EV-LTZ1000-REFZ and EV-LT6655-REFZ reference boards, including the LTZ1000 and LTC6655 voltage references respectively, are also available to evaluate the AD5791.

The LTZ1000 reference board components maintain the 1 ppm accuracy of the AD5791. The LTZ1000 is a 7.2 V ultraprecision reference specified with 0.05 ppm/°C temperature drift and ultralow 1.2 µV p-p noise. The voltage reference is used in conjunction with low drift amplifiers (ADA4077-2) and a low drift, thermally matched resistor for the scaling and gain circuits. Place a cover over the reference board to reduce thermal errors due to air currents flowing over the reference board. Figure 4 shows the typical INL performance using the LTZ1000 reference.

The LTC6655 reference board offers improved noise and temperature drift performance over the ADR445 solution. The LTC6655 is a low noise, low drift precision reference with 2 ppm/°C temperature drift and 1.25 µV p-p noise. Figure 5 shows the typical INL performance of the AD5791 using the LTC6655 reference.

A minimum external unipolar supply of 3.3 V is required to supply the EVAL-AD5791SDZ with the EV-LTZ1000-REFZ board or with the EV-LT6655-REFZ board combination. Alternatively, external dual supplies can supply the motherboard and daughter board.

Figure 4. AD5791 with LTZ1000 INL Performance

Figure 5. AD5791 with LTC6655 INL Performance

–0.5

–0.4

–0.3

–0.2

–0.1

0

0.1

0.2

0.3

0.4

0.5

0 200000 400000 600000 800000 1000000DAC CODE

INL

ERR

OR

(LSB

)

LTZ1000 REFERENCEEXTERNAL SUPPLY ON J13V = +15VV = –15V3458A DMM, NPLC = 10STEP SIZE = 1024T = 25°C

1601

0-10

4

–1.0

–0.8

–0.6

–0.4

–0.2

0

0.2

0.4

0.6

0.8

1.0

0 200000 400000 600000 800000 1000000

INL

ERR

OR

(LSB

)

CODE 1601

0-10

5

http://www.analog.com/LTZ1000?doc=EVAL-AD5791SDZ-UG-1152.pdf

http://www.analog.com/LTC6655?doc=EVAL-AD5791SDZ-UG-1152.pdf









http://analog.com/ada4077-2?doc=eval-ad5791sdz-ug-1152.pdf
















Table 3. Link Options Link No. Description LK1 This link selects the source of the digital power supply from Connector J11. Position A must be selected at all times. Position A selects the source from the SDP board. Position B selects the source from Connector J12. LK2 This link selects whether or not the power solution on the board is used to supply the AD5791. When this link is inserted, the ADP5070 dc-to-dc switch is used to supply the AD5791 in single supply. When this link is removed, the ADP5070 dc-to-dc switch is bypassed. LK3 This link selects the state of the LDAC pin.

When this link is inserted, LDAC is at logic low.

When this link is removed, LDAC is at logic high.

LK4 This link selects the state of the RESET pin.

When this link is inserted, RESET is at logic low.

When this link is removed, RESET is at logic high.

LK5 This link selects the voltage source for the digital supply VCC pin. When this link is inserted, the digital supply is sourced from an external 3.3 V single supply (Connector J11) with Link LK1

on position A. Note that the J11 connector can be supplied with a range of 3.3 V to 5.5 V when Link LK5 is inserted. When this link is removed, the digital supply is sourced from the adjusted voltage generated by the ADP5070 and regulated by

the ADP7118. Note that the J11 connector can be supplied with a range of 3.3 V to 18 V when Link LK5 is removed. LK6 This link selects whether the ADP7118 regulator is included in the VDD source circuit. When this link is inserted, the ADP7118 regulator is bypassed. When this link is removed, the ADP7118 regulator adjusts the positive analog supply generated by the ADP5070 power solution. LK7 This link selects whether the ADP7182 regulator is included in the VSS source circuit. When this link is inserted, the ADP7182 regulator is bypassed. When this link is removed, the ADP7182 regulator adjusts the negative analog supply generated by the ADP5070 power

solution. LK8 This link selects the voltage source for the IOVCC pin. Position A selects an externally applied voltage at Pin 10 of Connector J12. Position B connects IOVCC to VCC. LK9 This link selects the voltage source for the negative analog supply VSS. Position A selects the source from the voltage externally applied at VSS of Connector J13. Position B selects the source from the negative voltage generated by the ADP5070 and adjusted by an ADP7182 regulator,

depending on the position of Link LK7. LK10 This link selects the voltage source for the positive analog supply VDD. Position A selects the source from the voltage externally applied at VDD of Connector J13. Position B selects the source from the positive voltage generated by the ADP5070 and adjusted by an ADP7118 regulator,

depending on the position of Link LK6. LK11 This link selects the state of the CLR pin.

When this link is inserted, CLR is at logic low.

When this link is removed, CLR is at logic high.






















ON-BOARD CONNECTORS Table 4 shows the connectors on the EVAL-AD5791SDZ.

Table 4. On-Board Connectors Connector Function J1 to J9 Voltage reference daughter board connectors J11 Digital power supply connector J12 Digital interface pin header connector J13 Analog power supply connector J14 SDP board connector VO DAC output connector VO_BUF Buffered DAC output connector VR_EXT 5 V voltage reference input connector

Connector J12 Pin Descriptions

Figure 6 and Table 5 show the Connector J12 pins.

Figure 6. Connector J12 Pin Configuration

Table 5. Connector J12 Pin Descriptions Pin No. Description 1 CLR

2 LDAC

3 RESET

4 SCLK 5 SDIN 6 SDO 7 SYNC

8 DGND 9 DGND 10 IOVCC

2 4 6 8 10

1 3 5 7 9

1601

0-00

2




EVALUATION BOARD SOFTWARE SOFTWARE INSTALLATION The AD5791 evaluation kit includes self installing software on a CD. The software is compatible with Windows XP or later Windows-based PCs. If the setup file does not run automatically, you can run setup.exe from the CD.

Install the evaluation software before connecting the evaluation board and SDP board to the USB port of the PC to ensure that the evaluation system is correctly recognized when connected to the PC.

After installation from the CD is complete, power up the AD5791 evaluation board as described in the Power Supplies and Default Link Options section. Connect the SDP board to the AD5791 evaluation board and then to the USB port of your PC using the supplied cable.

When the evaluation system is detected, proceed through any dialog boxes that appear. This completes the installation.

SOFTWARE OPERATION To launch the software, complete the following steps:

1. From the Start menu, select Analog Devices – AD5791 > AD5791 Evaluation Software. The main window of the software displays (see Figure 8).

2. If the evaluation system is not connected to the USB port when the software is launched, a connectivity error displays (see Figure 7). Connect the evaluation board to the USB port of the PC, wait a few seconds, click Rescan, and follow the instructions.

Figure 7. Connectivity Error Alert

Figure 8. Main Window

1601

0-00

3

1601

0-00

4







MAIN WINDOW The main window is divided into three tabs: Configure, Program Voltage, and Measure DAC Output.

Configure

The Configure tab allows access to the control register, clear code register, software control register, and DAC register, and also allows control of the RESET, CLR, and LDAC pins, as shown in Figure 8.

Program Voltage

The Program Voltage tab programs the DAC register with a value calculated from the three entered values: the positive voltage reference (VREFP), the negative voltage reference (VREFN), and the desired output voltage input to the Program Voltage field, as shown in Figure 9.

Figure 9. Program Output Voltage Window

Measure DAC Output

The Measure DAC Output section allows the PC to control an Agilent 3458A multimeter to measure and log the DAC output voltage.

The multimeter is controlled over a general-purpose interface bus (GPIB). Once connected to the PC, the multimeter must first be configured via its front panel before taking a measure-ment. Figure 11 shows the measurement options. The software runs through a sequence of steps, programming the DAC register and measuring the DAC output voltage. The sequence begins with the software programming the DAC with the Start Code value, incrementing the programmed value at each step by the Code Step value, and finishing when the programmed value reaches the Stop Code value. A delay between measurements can be inserted, if required. The GPIB address of the multimeter must be specified.

To begin the measurement, click START. Halt the measurement at any time by clicking STOP. When the measurement is completed, a dialog box appears to allow the data to be saved as a spreadsheet file with three columns of data. The first column is the DAC code, the second column is the DAC voltage in volts, and the third column is the INL error in least significant bits (LSBs), as shown in Figure 10. A graph of both DAC output voltage vs. DAC code and INL error vs. DAC code displays on screen. In the measurement example shown in Figure 11, measurements are taken in 1024 code steps beginning at Code 0 and finishing at Code 1,047,552, in total 1023 measurements. With the number of power line cycles (NPLC) setting on the multimeter set to 1, the measurement takes ~75 sec to complete. To complete an all codes measurement, requiring 1,048,576 measurement points, the measurement takes ~21 hours to complete.

Figure 10. Saved Data Format

If an Agilent 3458A multimeter is not connected to the PC, the software steps through the codes without taking any measurements.

1601

0-00

5

1601

0-00

6




Figure 11. Measure DAC Output Window

16

010-

007




EVALUATION BOARD SCHEMATICS AND ARTWORK AD5791 CARRIER BOARD

Figure 12. Schematic of the Main AD5791 Circuitry

16010-010

VSS

AG

ND

VD

D

VDD

TO

REF

EREN

CE

BOA

RD

S

VSS

TO

RE

FER

EN

CE

BO

ARD

S

CO

NN

EC

T A

GN

D T

O D

NG

_EA

RTH

WIT

H A

STA

R C

ON

NEC

TIO

N

MIL

L-M

AX

HEA

DE

R (M

) CO

NN

EC

TOR

.ALI

GN

WIT

H V

RE

F C

ON

NEC

TOR

ON

REF

ERE

NC

E B

OA

RD

S

NC

PIN

S AR

E R

ESER

VED

FO

R F

UTU

RE

US

E

MIL

L-M

AX S

OC

KE

T (F

)

VCC

10

MIL

L-M

AX S

OC

KET

(F)

MIL

L-M

AX

SOC

KET

(F)

DG

ND

AG

ND

TO

REF

ER

ENC

E BO

ARD

S

MIL

L-M

AX

SOC

KET

(F)

1

NC

PIN

S A

RE

RE

SER

VED

FO

R F

UTU

RE

USE

MIL

L-M

AX

SO

CKE

T (F

)

NC

PIN

S A

RE

RE

SER

VED

FO

R F

UTU

RE

USE

MIL

L-M

AX S

OC

KET

(F)

AGN

D

0.1UF

M20

-999

0345

DN

I

10UF

600O

HM

M20

-999

0345

M20

-999

0345

0

AG

ND

600O

HM

DN

I

DN

I

600O

HM

0.1uF

10uF

0.1uF

10uF

AG

ND

AG

ND

AG

ND

AGN

D

AGND

DN

I DN

I

DN

I

AGN

D

DN

I

AG

ND

GN

D_E

AR

TH

M20

-999

0345

600O

HM

1727

023

LK1

J13

LK8

LK10

C5C3

LK9

J9

J8J7

J3J2

J1

J5 J6

TP10

R0

LK5

LK2

LK7

LK6

J4

VO

_BU

F

VO

TP9

C1

C6C4

L2L1

L4

J11

C2

L3

LK4

LK3

LK11

J12

IOV

CC

+3.3

V

VDD

VSS

VR

EFN

VSS

_LD

O

VSS

VDD

IOVC

C

LDAC_N

SCLKSDIN

CLR_N

VC

C

VR

EFP

RESET_N

SYNC_N

VO

UT2

VSS

_LD

O

VD

D_L

DO

VO

UT1

VO

UT2

+3.3

V

VO

UT1

SDO

VD

D_L

DO

VCC

32

1

321

3 21

32

1

NPNP

32

1

321

321321

321321

321

321 321

1

21

21

21

21

321

1

54

32

1

1

NP2

1

21

21

212

1

21

21

21

10987654321

IN

BA

BA

BABA

SD

P_B

LOC

K

+3.3

V

SC

LKSD

INSD

O

CLR

_NLD

AC

_NR

ESET

_N

SYN

C_N

AD

5791

_BLO

CK

IOVCC_DACVCC_DAC

SYN

C_N

SD

O

CLR

_NLD

AC

_N

SD

INS

CLK

RES

ET_N

VOU

T_BU

FVO

UT

REF

N

REF

P

VSS_DACVDD_DAC

AD57

91_P

OW

ER

SEC

TIO

N+5

V

VO

UT2

_FIL

TER

VO

UT1

_FIL

TER

AVC

CAV

DD

_LD

OA

VSS_

LDO

VOUT1VOUT2

54

32






Figure 13. Schematic of the ADP5070 DC-to-DC Switch Circuitry

1601

0-01

1

49.9K

10

4.7

30.1

K

30.1K

DNI0

DNI0

0DNI

00

0DNI

AGND

AGND

0V

2.2uH

0V

0V

AGND

0V0V

AGND

AGND

10uF

15uH

1.5uH

6.8u

H

DFLS130-7

BAT54LPS

54.9K

1uF

0V

4.7u

F

AGND

AGND 3.57K

63.4K

0V

4.7u

F

0.022uF

AGND

2.2u

F

ADP5070ACPZ-R7

2.2u

F

0.082uF

22PF

1uF

AGND

27PF

2.8K

18.7

K22K

C9

C8

R3 8 R41

R3 7 R40R39

R1

R26 C39

C38R25R42

R2

1R

20

C42

R29

C41

L7

L9

C37

R22

C36

D2

L6

L8

C34

C35

C40R27

R28

R24

R23

U5

D3 VOUT2

VREG

+5V

VOUT1A C

14

122

18

20

8

4

3

16 17 15

19

PA

D

1

11

5

9

7

10

6

13

A C

OUT

OUT

PA

D

SW2

PV

IN2

PV

INS

YS

PV

IN1

VREG

AG

ND

VREF

FB2

COMP2EN2

SS

EN1

COMP1

FB1

SLEW

SEQ

SYNC/FREQ

INBK

SW1

PG

ND





Figure 14. Schematic of the LDOs (ADP7118 and ADP7182) from the Power Solution Circuitry

105K

105K

10

100.

01uF

DN

IADP7118ARDZ

2.2u

F

AGND

AGND

AGND

2.2U

F

AGND

AGND

AGND

AGND

ADP7118ARDZ-3.3

AGND

AGNDAGND

1uF

2.2u

F

2.2U

F

AGND

1uF

AGND

1

10K

10K

ADP7182ACPZN

R35

R36

R33

R32C7

C47

C45

R34

R31

R30

C48

C46

C44

C43

U8

U6

U7

VOUT2_FILTER

AVDD_LDO

AVCC

+5V

VOUT2

VOUT1_FILTER

AVSS_LDO

VOUT1

16

45

PA

D

32

21

87

63

4 DAP

5

21

87

63

4 DAP

5

EPADVIN

GND NC

ENADJ

VOUT

VOUTVIN

PAD

VIN

SS

EN

GND

SENSE/ADJ

VOUT

VOUTVIN

PAD

VIN

SS

EN

GND

SENSE/ADJ

VOUT

IN

IN

IN

IN

INOUT

OUT

OUT

1601

0-01

2






Figure 15. Schematic of the AD5791 Circuitry

U2 U3 U3 U2

0

10U

F

10K

AD8676BRMZ

0.1U

F

AGND

DN

I

AGND

AD5791BRUZ_PRELIM

0.1U

F

0.1U

F

220P

F

10K

AGND

10PF

DN

I

AGND

0.1U

F

0.1U

F

AGND

AGND

AGND

0.1U

F0.

1UF

0.1U

F

10U

F10

UF

10U

F10

UF

10U

F

0

0

0

0

0.1U

F

10K

10K

DN

I 220P

F

0

0AD8675ARZ

10U

F

0.1U

F

10U

F

AGND

AD8676BRMZ

AD8676BRMZ

U2

U2

C29

C26

C24

C32

C30

C21

C18

C16

C14

R19

C25

C31

C33

C27

C28

U2

R18

R17

R16

R15

R14

R13

R9

R10

R11

R12

C20

C19

C17

C22

U1

C15

U3

C23

C13

RESET_N_TP

CLR_N_TP

LDAC_N_TP

SDIN_TP

SCLK_TP

SYNC_N_TP

SDOSDIN

SYNC_N

VDD_DAC

VSS_DAC

REFP

VOUT

VOUT_BUF

REFN

VDD_DAC

VSS_DAC

RESET_N

CLR_N

LDAC_N

SCLK

IOVCC_DACIOVCC_DAC

SDO_TP

VDD_DAC

VSS_DAC

VCC_DAC

13

2

75

6

NP

NP

NP

NP

NP

NP N

P

NP

4

8

18

34

1716

2

5 9

14

111213 20

6

8

10

1

15

7

19

4

76

812

3

OUT

OUT

V-V+

IN

IN

IN

IN

IN

IN

IN

IN

RFB

AG

ND

V SS

VREFNS

VREFNF

DG

ND

SYNCSCLKSDIN SDO

IOV

CC

V CC

LDACCLRRESET

V DD

VREFPF

VREFPS

VOUT

INV

N2N1

V+

V-OUT

IN

IN

IN

IN

IN

IN

IN

IN

IN

OUT

IN

OUT

IN

1601

0-01

3

IN





Figure 16. Schematic of the SDP Board Connector

AGND

FX8-120S-SV(21)

AGND

AGND

24LC64-I/SN

U4

J14

SCLK

+3.3V

SYNC_N

LDAC_N

TP_10

TP_11TP_1TP_2TP_3

CLR_N

SDIN

SDO

+3.3V

RESET_N

TP_12

TP_4 7

4

8

56321

65

116

1

5

6259

72497348

87

89

3029 92

9032

88

3191

3837

85

39

8483

3433

82

64

35

41 8042 79

57

60

1002199

26 9527

7 1148 1139 112

10 111110

1213 10814 10715 10616 105

18 10319 10220 101

22

94

24 9725 96

120119

70

68676655

5453

5150

2

7447

764577447843

118117

115

109

104

98

93

86

81

75

69

6358

52

46

40

36

28

23

17

11

6

43

56

71

61

IN

VSS

VCC

WP

A2A1A0

SCLSDA

OUT OUTOUTOUT

OUT

OUTOUT

IN

ININ

IN

IN

IN

IN

IN

SPI_SEL_A

CLKOUT

NCNC

GNDGND

VIO(+3.3V)GND

PAR_D22PAR_D20PAR_D18PAR_D16PAR_D15

GNDPAR_D12PAR_D10

PAR_D8PAR_D6

GNDPAR_D4PAR_D2PAR_D0

PAR_WR_NPAR_INT

GNDPAR_A2PAR_A0

PAR_FS2PAR_CLK

GNDSPORT_RSCLK

SPORT_DR0SPORT_RFSSPORT_TFSSPORT_DT0

SPORT_TSCLKGND

SPI_MOSISPI_MISO

SPI_CLKGND

SDA_0SCL_0GPIO1GPIO3GPIO5

GNDGPIO7

TMR_BTMR_D

NCGND

NCNCNC

WAKE_NSLEEP_N

GNDUART_TXBMODE1RESET_IN_N

UART_RXGNDRESET_OUT_NEEPROM_A0NCNCNCGNDNCNCTMR_CTMR_AGPIO6GNDGPIO4GPIO2GPIO0SCL_1SDA_1GNDSPI_SEL1/SPI_SS_NSPI_SEL_C_NSPI_SEL_B_NGNDSERIAL_INTSPI_D3SPI_D2SPORT_DT1SPORT_DR1SPORT_TDV1SPORT_TDV0GNDPAR_FS1PAR_FS3PAR_A1PAR_A3GNDPAR_CS_NPAR_RD_NPAR_D1PAR_D3PAR_D5GNDPAR_D7PAR_D9PAR_D11PAR_D13PAR_D14GNDPAR_D17PAR_D19PAR_D21PAR_D23GNDUSB_VBUSGNDGNDNCVIN

1601

0-01

4





Figure 17. Component Placement Schematic

Figure 18. Top Printed Circuit Board (PCB) Layer Schematic

1601

0-01

516

010-

016




Figure 19. Bottom PCB Layer Schematic

1601

0-01

7




ADR445 REFERENCE VOLTAGE DAUGHTER BOARD

Figure 20. Schematic of the EV-ADR445-REFZ

AG

ND

10kΩ

DN

I

DNI

0.1µF

DN

ID

NI

AD

A4

077-

2BRZ

10kΩ

DNI

DN

I

DN

I

10kΩ

10kΩ

10kΩ

10kΩ

10kΩ

DN

I

10kΩ

0.1

µF

DNI

DN

I

10µF

AD

A40

77-2

BR

Z

10kΩ

AG

ND

AG

ND

DN

I

AG

ND

10kΩ

AG

ND

AG

ND

AD

R4

45B

RZ

DN

I

AG

ND

0.1µF

0.1µF

10kΩ

DN

I

10kΩ

AD

A40

77-2

BR

Z10

kΩ

0.1µ

F

MIL

L-M

AX

HE

AD

ER

(M

) C

ON

NE

CT

OR

MIL

L-M

AX

SO

CK

ET

(F)

MIL

L-M

AX

SO

CK

ET

(F)

VD

D

MIL

L-M

AX

HE

AD

ER

(M

) C

ON

NE

CT

OR

VS

S

MIL

L-M

AX

SO

CK

ET

(F)

MIL

L-M

AX

HE

AD

ER

(M

) C

ON

NE

CT

OR

DN

I

MIL

L-M

AX

HE

AD

ER

(M

) C

ON

NE

CT

OR

M20

-99

9034

5

10kΩ

AG

ND

350-

10-1

03-

00-0

0600

0

MIL

L-M

AX

SO

CK

ET

(M

)

10µF

0.1µF

MIL

L-M

AX

HE

AD

ER

(M

) C

ON

NE

CT

OR

C6

J9

JP1

J2

R7

U2

U2

VR

_E

XT

J7

J1

J6J5

R25

R2

3

R20

R24

C8

C7

R8

R5

R4

R6

C5

C2

C1 C3

J4

R1

R2

2

U2

R21

R2

R3

U1

J8

C4

J3

VR

EF

N

VR

EF

P

VS

S

VD

D

VS

S

VD

D

1

6

4

2

21

3

21 3

248

1

2 3

5

54

2

1

32131

21

321

NP NP

321

2

57

3

31 2

8

7

3

6

3

1

3

NC

NC

TR

IM

VIN

GN

D

TP

TP

VO

UT

V–

V+

BA

16010-018






Figure 21. EV-ADR445-REFZ Component Placement Schematic

Figure 22. EV-ADR445-REFZ Top PCB Layer Schematic

Figure 23. EV-ADR445-REFZ Bottom PCB Layer Schematic

160

10-0

20

1601

0-0

211

60

10-0

22







LTZ1000 REFERENCE VOLTAGE DAUGHTER BOARD

Figure 24. Schematic of the EV-LTZ1000-REFZ

SIN

GL

E G

ND

ST

AR

PO

INT

FO

R A

LL

CO

NN

EC

TIO

NS

HE

RE

MIL

L-M

AX

SO

CK

ET

(F

)

25K

10UF

10UF

10UF

10UF

10UF

0.1UF

0.1UF

0.1UF

0.1UF

0.1UF

1M

EG

DN

I

AG

ND

AG

ND

2N

39

04T

F

AD

A4

077

-2B

RZ

10K

/10

K

0.1

UF

1K

0.1

UF

LT

Z1

000

AC

H#P

BF

AG

ND

DN

I

1K

68K

68K

AD

A4

077

-2B

RZ

AD

A4

077

-2B

RZ

0.1

UF

DN

I

AG

ND

0.1UF

1N

270

AD

A40

77-

2B

RZ

AD

A40

77-

2B

RZ

0.1

UF

120

AD

A4

077

-2B

RZ

1.5

K

1N

270

15K

10

K

DN

ID

NI

DN

I

DN

I

DN

I

10K

MIL

L-M

AX

SU

PP

LY

SO

CK

ET

(M

) CO

NN

ET

OR

MIL

L-M

AX

HE

AD

ER

(M)

CO

NN

EC

TO

R

MIL

L-M

AX

HE

AD

ER

(M)

CO

NN

EC

TO

R

MIL

L-M

AX

SO

CK

ET

(F

)M

ILL

-MA

X S

OC

KE

T (

F)

VD

D

MIL

L-M

AX

HE

AD

ER

(M) C

ON

NE

CT

OR

VS

S

MIL

L-M

AX

HE

AD

ER

(M

) C

ON

NE

CT

OR

MIL

L-M

AX

HE

AD

ER

(M

) C

ON

NE

CT

OR

C5C1

Q1

C7C3

C2

4

R4

9

R4

4

C22

R42R41

D2

U5

R20

R40

R39

C23

C13

R8

C12

R4

8

D1

R4

3

R4

5

R46

C2

C4

C6

C8

J4

J5J6

J1

J2 J3

J7J8

C50

C51

U2

U2

U2

U1

U1

U1

J9

VD

D

VS

S

VD

D

VR

EF

N

VR

EF

P1

2

3 1

CA

1 2

3 4

5

67

8

P N

1

2

3

CA

P N

P N

P N

P N

2 3

1 2 3

1 2 3

1 2 3

1 2 3 1 2 3

1 2 3

1 2 35 67

321

8 4

8 4

5 67

3 21

1 2 3

IN

IN IN

V-

V+

V-

V+

16010-023






Figure 25. EV-LTZ1000-REFZ Component Placement Schematic

Figure 26. EV-LTZ1000-REFZ Top PCB Layer Schematic

Figure 27. EV-LTZ1000-REFZ Bottom PCB Layer Schematic

1601

0-0

24

16

010

-02

51

601

0-0

26







LTC6655 REFERENCE VOLTAGE DAUGHTER BOARD

Figure 28. Schematic of the EV-LT6655-REFZ

MIL

L-M

AX

SOC

KET

(F)

MIL

L-M

AX

HEA

DER

(M) C

ON

NEC

TOR

MIL

L-M

AX

SOC

KET

(F)

MIL

L-M

AX

HEA

DER

(M) C

ON

NEC

TOR

MIL

L-M

AX

HEA

DER

(M) C

ON

NEC

TOR

MIL

L-M

AX

SOC

KET

(F)

MIL

L-M

AX

HEA

DER

(M) C

ON

NEC

TOR

MIL

L-M

AX

HEA

DER

(M) C

ON

NEC

TOR

MIL

L-M

AX

SOC

KET

(M)

C13

C12

R11

C9

R10

R9

C10

C11

2187 63

PAD

4

5

U1

6721

8 53 4

U3

48U

2

12 3

U2

765

U2

321J9

321J7

321J8

321J3

321J2

321J1

321J6

321J5

R22

R25

R23

R20

R24

R21

C8

C7

R8

R7

R3

R5

R2

R1

R4

R6

C6

C5

NPC2

NPC4

C1 C3

321J4

AG

ND

AD

A40

77-2

BR

Z

VREF

P

DN

I

10K

AG

ND

AG

ND

DNI

0.1u

F

2.2u

F

AG

ND

VREF

N

10K

1uF

1uF

LTC

6655

BH

MS8

-5#P

BF

10K

AD

A40

77-2

BR

Z

DN

I

AG

ND D

NI

10K

DN

I

0.1u

F

DN

I

10K

DN

I

10K

10K

10K

10K

10K

DNI

10K

DNI

AG

ND

10K

AG

ND

10K

10K

AD

A40

77-2

BR

Z

10uF

VDD

10K

0.1u

F AG

ND

100K

10K

AG

ND

VSS

10uF10uF

0.1uF 0.1uF

AG

ND

DN

I

AD

P711

8AR

DZ

DN

I

AG

ND

AG

ND

1000

0PF

AG

ND

VDD

VSS

1uF

AG

ND

DN

I

DN

I

DN

I

350-

10-1

03-0

0-00

6000

VOU

TVI

N

PAD

VIN

SSEN

GN

D

SEN

SE/A

DJ

VOU

TG

ND

V OU

T_F

V OU

T_S

GN

DG

ND

GN

DV I

N

SHD

N

V-V+

16010-128






Figure 29. EV-LT6655-REFZ Component Placement Schematic

Figure 30. EV-LT6655-REFZ Top PCB Layer Schematic

Figure 31. EV-LT6655-REFZ Bottom PCB Layer Schematic

1601

0-12

916

010-

130

1601

0-13

1







ORDERING INFORMATION BILL OF MATERIALS

Table 6. AD5791 Carrier Board Reference Designator Part Description Part Number C1, C3, C5, C14, C16, C18, C21, C24,

C26, C30, C32 Capacitors, 3528, 10 μF TAJB106K016RNJ

C2, C4, C6, C13, C15, C17, C22, C25, C27 to C29, C31, C33

Capacitors, 0603, 25 V, 0.1 μF, ±10% C1608X8R1E104K

C34, C40 Capacitors, 0603, 6.3 V, 1 μF, ±20% JMK107B7105MA C35 Capacitor, 0805, 10 V, 10 μF, ±20% TACH106M010XTA C36, C37 Capacitors, 1206, 50 V, 4.7 μF, ±20% C3216X7R1H475M160AC C38 Capacitor, 0603, 16 V, 0.022 μF, ±10% 0603YC223KAT2A C39 Capacitor, 0603, 16 V, 0.082 μF, ±10% CL10B823KO8NNNC C41, C42 Capacitors, 1206, 25 V, 2.2 μF, ±10% C3216X7R1E225K C43, C44 Capacitors, 0603, 10 V, 2.2 μF, ±10% GRM188R71A225KE15D C45, C47 Capacitors, 0603, 16 V, 1 μF, ±10% GRM188R61C105KA93D C46, C48 Capacitors, 0805, 25 V, 2.2 μF, ±10% GRM21BR71E225KA73L C8 Capacitor, 0603, 50 V, 27 pF, ±5% 2238 867 15279 C9 Capacitor, 0603, 50 V, 22 pF, ±5% CC0603JRNP09BN220 D2 Schottky diode DFLS130-7 D3 Schottky diode BAT54LPS J1 to J9 3-position female headers, single-row connectors, 2.54 mm pitch 310-13-103-41-001000 J11 2-position terminal block (3.81 mm pitch) 1727010 J12 10-position male header connector (3.81 mm pitch) M20-9980546 J13 3-pin terminal block (3.81 mm pitch) 1727023 J14 120-way connector, 0.6 mm pitch FX8-120S-SV(21) J4 3-position male header single row connector, 2.54 mm pitch 350-10-103-00-006000 L1, L2, L3 Surface-mount power inductors 7427920415 L6 Surface-mount power inductor LPS6235-153MRB L7 Surface-mount power inductor XFL4020-152MEB L8 Surface-mount power inductor LPS4018-222MRB L9 Surface-mount power inductor LPS6235-682MRB LK1, LK8, LK9, LK10 3-pin single-inline (SIL) header and shorting links M20-9990345 + M7567-05 LK2 to LK7, LK11 2-contact headers, two rows, through hole 69157-102 R0, R13 to R19, R37, R39 Resistors, 0 Ω, 0.0625 W, 1%, 0603 MC0603WG00000T5E-TC R9 to R12 Resistors, 10 kΩ, 0.0625 W, 1%, 0603 MC0063W0603110K R20, R26 Resistors, 30.1 kΩ, 0.1 W, 1%, 0603 ERJ-3EKF3012V R21 Resistor, 18.7 kΩ, 0.1 W, 1%, 0603 ERJ-3EKF1872V R22 Resistor, 4.7 Ω, 0.1 W, 1%, 0603 ERJ-3RQF4R7V R23 Resistor, 63.4 kΩ, 0.0625 W, 1%, 0402 ERJ-2RKF6342X R24 Resistor, 3.57 kΩ, 0.1 W, 1%, 0402 ERJ-2RKF3571X R25 Resistor, 22 kΩ, 0.1 W, 1%, 0603 CRCW060322K0FKEA R27 Resistor, 2.8 kΩ, 0.1 W, 1%, 0402 ERJ-2RKF2801X R28 Resistor, 54.9 kΩ, 0.1 W, 1%, 0402 ERJ-2RKF5492X R29, R31, R34 Resistors, 10 Ω, 0.1 W, 1%, 0603 ERJ-3EKF10R0V R30 Resistor, 1 Ω, 0.0625 W, 5%, 0402 CRCW04021R00JNED R32, R35 Resistors, 105 kΩ, 0.1 W, 1%, 0603 ERJ-3EKF1053V R33, R36 Resistors, 10 kΩ, 0.1 W, 1%, 0603 ERJ-3EKF1002V R42 Resistor, 49.9 kΩ, 0.1 W, 1%, 0603 ERJ-3EKF4992V TP1 to TP7, TP9, TP10 Red test points TP-104-01-02 U1 1 ppm 20-bit, ±1 LSB INL, voltage output DAC AD5791BRUZ U2 Ultraprecision, 36 V, 2.8 nV/√Hz dual rail-to-rail output op amp AD8676BRMZ U3 36 V precision, 2.8 nV/√Hz rail-to-rail output op amp AD8675ARZ


http://www.analog.com/ad5791?doc=eval-ad5791sdz-ug-1152.pdf






Reference Designator Part Description Part Number U4 64 kb I2C serial electrically erasable programmable read only memory

(EEPROM) 24LC64-I/SN

U5 1 A/0.6 A dc to dc switching regulator with independent positive and negative outputs

ADP5070ACPZ-R7

U6 20 V, 200 mA, low noise, complementary metal-oxide-semiconductor (CMOS) LDO linear regulator, 3.3 V fixed output voltage

ADP7118ARDZ-3.3

U7 20 V, 200 mA, low noise, CMOS LDO linear regulator ADP7118ARDZ U8 −200 mA, low noise linear regulator ADP7182ACPZN VO, VO_BUF Straight PCB mount Subminiature Version B (SMB) jacks, 50 Ω 1-1337482-0

Table 7. ADR445 Daughter Board Reference Designator Part Description Part Number C1, C3, C5, C6 Capacitors, 0603, X8R, 25 V, 0.1 μF, ±10% C1608X8R1E104K C2, C4 Capacitors, 3528, 16 V, 10 μF, ±10% TAJB106K016RNJ J1 to J9 3-position male header, single-row connectors, 2.54 mm pitch 350-10-103-00-006000 J4 3-position female header, single-row connector, 2.54 mm pitch 310-13-103-41-001000 JP1 3-position header connector M20-9990345 + M7567-05 R1 to R8 Resistors, 10 kΩ, 0.125 W, 0.01%, 0805 ERA-6AEB103V U1 Ultralow noise 5 V voltage reference ADR445BRZ U2 High precision dual amplifier ADA4077-2BRZ VR_EXT Straight PCB mount SMB jack, 50 Ω 1-1337482-0

Table 8. LTZ1000 Daughter Board Reference Designator Part Description Part Number C1, C3, C5, C7, C13, C22, C23, C24 Capacitors, 0603, 25 V, 0 μF, ±10% C1608X8R1E104K C2, C4, C6, C8, C12 Capacitors, 3528, 16 V, 1 μF, ±10% TAJB106K016RNJ D1, D2 Radio frequency (RF)/pin diodes 1N270 J1 to J9 3-position male header single row connectors, 2.54 mm pitch 350-10-103-00-006000 J4 3-position female header single row connector, 2.54 mm pitch 310-13-103-41-001000 Q1 Single bipolar junction transistor 2N3904TF R20 Resistor, 120 Ω, 0.6 W, 0.01%, through hole Y1453120R000T9 R39, R40 Resistors, 68 kΩ, 0.1 W, 0.1%, 0805 PCF0805-13-68K-B-T1 R41 Resistor, 15 kΩ, 0.6 W, 0.01%, through hole Y145315K0000T9 R42 Resistor, 1 kΩ, 0.6 W, 0.01%, through hole Y14531K00000T9 R43 Resistor, 10 kΩ, 0.6 W, 1%, through hole MRS25000C1002FRP00 R44 Resistor, 1 MΩ, 0.6 W, 1%, through hole MRS25000C1004FCT00 R45 Resistor, 10 kΩ, 0.6 W, 0.005%, through hole Y145310K0000V9L R46 Resistor, 25 kΩ, 0.6 W, 0.01%, through hole Y145325K0000T9 R48 Resistor, 10 kΩ/10 kΩ, 0.1W, 0.01%, 1505 Y1685V0001TT9 R49 Resistor, 1 kΩ, 0.6 W, 1%, through hole MRS25000C1001FRP00 R8 Resistor, 1.5 kΩ, 0.25 W, 1%, through hole CMF-551501FT-1 U1, U2 High precision dual amplifiers ADA4077-2BRZ U5 Ultraprecision reference LTZ1000ACH#PBF







http://www.analog.com/ada4077-2?doc=eval-ad5791sdz-ug-1152.pdf







Table 9. LTC6655 Daughter Board Reference Designator Part Description Part Number C1, C3, C11 Capacitors, 0603, 25 V, 0.1 μF, ±10% C1608X8R1E104K080AA C2,C4 Capacitors, 3528, 16 V, 10 μF, ±10% TAJB106K016RNJ C5 Capacitor, 0603, 16 V, 1 μF, ±10% GRM188R61C105KA93D C6 Capacitor, 0805, 10 V, 1 μF, ±10% CL21B106KPQNNNE C9 Capacitor, 0603, 25 V, 1 nF, ±10% C1608X7R1E103K C10 Capacitor, 0805, 25 V, 2.2 μF, ±10% GRM21BR71E225KA73L C12, C13 Capacitors, 0603, 10 V, 1 μF, ±10% GRM188R71A105KA61D J1 to J9 3-position male headers, single-row connectors, 2.54 mm pitch 350-10-103-00-006000 J4 3-position female header, single-row connector, 2.54 mm pitch 310-13-103-41-001000 R1, R2, R3, R4, R5, R6, R7, R8 Resistors, 0805, 10 kΩ, 0.125 W, 0.1% ERA-6AEB103V R10, R11 Resistors, 0603, 10 kΩ, 0.1 W, 1% ERJ-3EKF1002V R9 Resistor, 0603, 100 kΩ, 0.1 W, 1% ERJ-3EKF1003V U1 Low dropout regulator ADP7118ARDZ U2 High precision dual amplifiers ADA4077-2BRZ U3 Low noise, low drift precision reference LTC6655BHMS8-5#PBF

I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

ESD Caution ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Legal Terms and Conditions By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc. (“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term “Third Party” includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.

©2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. UG16010-0-6/18(A)





www.analog.com


Documents

EVAL-AD5791SDZ User Guide - analog.com · ADP5070, and J13 is intended for use with well-regulated bench supplies. See Figure 2 for a functional block diagram