embedded design training report

Embed Size (px)

Citation preview

  • 8/13/2019 embedded design training report

    1/52

    A

    SUMMER TRAINING REPORT

    ON

    Embedded System & Design

    Under the guidance of

    MR. NAVEENCEO, EMTECH FOUNDATION,NEW DELHI

    SUBMITTED IN

    PARTIAL FULFILLMENT OF THE REQUIREMENT FOR THE AWARD OF

    DEGREE

    OF

    BACHELOR OF TECHNOLOGY

    Submitted to :- Submitted by:-

    Mr Nitin Shara!A""#$iat% Pr#&%""#r, ECE' A"hi"h !()(*(+'

    Department of Electronics and Communication Engineering

    NC College !f Engineering" #srana $%anipat

    !An A-t#n##-" In"tit-t% P%ran%nt/ a&&iiat%0 t# 1-r-2"h%tra Uni3%r"it/, 1-r-2"h%tra'

    (

  • 8/13/2019 embedded design training report

    2/52

    'C(N!)*ED+E,EN

    I 4ant t# %56r%"" / "in$%r% 7ratit-0% an0 than2" t# ,r Nitin Sharma $.!D" ECE Department"N

    C College of Engineering" #srana $%anipatr 7rantin7 % 6%ri""i#n r / in0-"tria trainin7 in

    th% &i%0 #& Embedded Systems I %56r%"" / "in$%r% than2" t# ,r Na/een" CE!" E,EC.

    0oundationr hi" $##6%rati3% attit-0% an0 $#n"i"t%nt 7-i0an$%, 0-% t# 4hi$h I 4a" a8% t# $#6%t% /

    trainin7 "-$$%""&-/. Fina/, I 6a/ / r%7ar0" an0 7ratit-0% t# th% t%a %8%r" an0 t%$hni$ian" #& N

    C College of Engineering" #srana $%anipat an0 E,EC. 0oundation" Ne1 Delhi r th%ir

    3a-a8% h%6, "-66#rt an0 7-i0an$%.

    9

  • 8/13/2019 embedded design training report

    3/52

    #NDE2

    Content %age no

    Chapter 3

    (.( EMTECH F#-n0ati#n )

    (.9 T%$hn##7i$a W#r2"h#6 )

    (.: T#6i$" #n 4hi$h in"tit-t% 6r#3i0%" trainin7 +

    (.:.( E8%00%0 S/"t% D%"i7n +

    (.:.9 M#8i% R#8#ti$" D%"i7n +

    (.:.: PCB D%"i7nin7 ;

    (.:.< CFP !Car%%r F#-n0ati#n Pr#7ra' ;

    (.:.) STEP !S-%r Trainin7 = E""%n$% Pr#7ra' ;(.:.+ WRAP !Wint%r Ra6i0 A$ti#n Pr#7ra'

    Chapter4

    9.( Ba"i$" #& E8%00%0 S/"t%" >

    9.9 C#n$%6t #& E8%00%0 S/"t%" in ?C@ >

    9.9.( C i" C##n in E8%00%0 S/"t%" (*

    9.9.9 C Lan7-a7%" U"%0 in E8%00%0 S/"t%" (*

    9.9.: H#4 C Pr#7ra" ar% Cr%at%0 an0 In"ta%0 #n E8%00%0 S/"t%" (*

    9.9.< C##n E8%00%0 S/"t%" that U"% C (*

    9.9.) Stan0ar0" r E8%00%0 S/"t% Pr#7rain7 in C ((

    9.: A03anta7%" #& E8%00%0 ?C@ in th% 6r#7rain7 ((

    9.< MPLAB IDE (9

    9.) MICROCONTROLLER !PIC(+F;A' (:

    9.).( Pin D%"$ri6ti#n (:

    9.).9 F%at-r%" (C?

    An %8%00%0 "/"t% i" a "/"t% that $#nn%$t" th% 6r%6r#7ra%0 "#&t4ar% #n a $#ntr#%0 %8%00%0 in

    th% $#6-t%r har04ar%. Th% "#&t4ar% i" in"ta%0 #n th% $#ntr#%r, th% 8rain" #& th% %%$tr#ni$ 0%3i$%.

    Ea$h %8%00%0 "/"t% i" -"%0 r #n% "6%$i&i$ &-n$ti#n. A $#6%5 0%3i$% i2% a "art 6h#n% a/ ha3%

    %8%00%0 0%3i$%" that $an $#ntr# "%3%ra &-n$ti#n". H#4%3%r, %8%00%0 "/"t%" ar% n#t a" $#6%5 #r

    >

  • 8/13/2019 embedded design training report

    10/52

    6r#7raa8% a" a 6%r"#na $#6-t%r. C i" #n% #& th% #"t $##n/ -"%0 6r#7rain7 an7-a7%" in

    %8%00%0 0%3i$%". E8%00%0 "/"t%" ar% -"%0 t# $#ntr# %%$tr#ni$ 0%3i$%" "-$h a" DVD 6a/%r", $%

    6h#n%", 4at$h%" an0 %0i$a 0%3i$%". Vi0%# $ar0" an0 n%t4#r2 "4it$h%" ar% %8%00%0 "/"t%" -"%0 in

    $#6-t%r 6%ri6h%ra". Th% $r-i"% $#ntr# an0 anti#$2 8ra2%" in a $ar ar% a"# %8%00%0 "/"t%".

    E8%00%0 "/"t%" ar% $h%a6%r than $#6%5 6r#$%""#r" 0-% t# th%ir "i6i$it/ an0 &r%-%nt a""

    6r#0-$ti#n. S#&t4ar% 4ritt%n in a an7-a7% i2% C i" -"%0 t# $#ntr# th% %$hani$a 0%3i$%" 4ithin th%

    %8%00%0 "/"t%.

    443 C is Common in Embedded Systems

    C i" #n% #& th% #"t $##n/ -"%0 "#&t4ar% an7-a7%" -"%0 #n %8%00%0 0%3i$% $#ntr#%r". On%

    r%a"#n i" 8%$a-"% it i" #n% #& th% &%4 "#&t4ar% an7-a7%" that #6%rat%" #n 8#th 8it $#ntr#%r" an0 +< 8it

    PC", %anin7 that an/ $#6-t%r 6r#7ra%r" $an 4rit% C "#&t4ar% r 8#th 6%r"#na $#6-t%r" an0

    %8%00%0 0%3i$%". Th% C an7-a7% $an a"# -"% 3%r/ "i6% $#an0" t# $#ntr# th% 0%3i$%, &r%%in7 -6

    th% iit%0 %#r/ #& th% 0%3i$% t# h#0 an/ $#an0" #r 6ara%t%r". C $an 8% 4ritt%n r 8#th

    i$r#$#ntr#%r" an0 0i7ita "i7na 6r#$%""#r".

    444 C *anguages Used in Embedded Systems

    C an0 CKK ar% th% #"t &r%-%nt/ -"%0 an7-a7%" in th% $r%ati#n #& %8%00%0 "/"t%". E8%00%0

    "/"t%" ar% rar%/ 6r#7ra%0 -"in7 th% CKK 8%$a-"% %8%00%0 "/"t%" rar%/ ha3% th% %#r/ "6a$%

    r th% $#6%5 6r#7rain7 -"%0 in CKK. It i" #$$a"i#na/ -"%0 #n %8%00%0 Lin-5 "/"t%".

    446 .o1 C %rograms are Created and #nstalled on Embedded Systems

    C#0% i" 4ritt%n in C #n a 6r#7ra%r@" PC. C#0% i" r-n thr#-7h a $#6i%r #n th% 6r#7ra%r@" PC t#

    $r%at% a "#&t4ar% 6r#7ra. Th% %8%00%0 "/"t% "#&t4ar% a/ 8% r-n thr#-7h a "i-at#r #n th%

    6r#7ra%r@" $#6-t%r. Th% "#&t4ar% 6r#7ra i" $#6i%0 #nt# th% $#ntr#%r -"in7 a 6r#7ra%r. Th%

    $#ntr#%r i" th%n t%"t%0 #n a t%"t 8%0 t# %n"-r% that it 4#r2" 6r#6%r/.

    447 Common Embedded Systems that Use C

    B-%t##th 0%3i$%" ar% 6r#7ra%0 in C. PIC i$r#$#ntr#%r" "-$h a" th#"% -"%0 in 4%8 $a%ra" ar%

    &r%-%nt/ 6r#7ra%0 in C. PIC i$r#$#ntr#%r" 6r#7ra%0 in C ha3% a"# 8%%n -"%0 in LED !Li7ht

    Eittin7 Di#0%"' 0%3i$%" an0 LCD !Li-i0 Cr/"ta Di"6a/' #nit#r". USB 0%3i$%" ar% %8%00%0

    0%3i$%" &r%-%nt/ $#0%0 in C.

    (*

  • 8/13/2019 embedded design training report

    11/52

    448 Standards for Embedded System %rogramming in C

    Th% A%ri$an Nati#na Stan0ar0" In"tit-t% !ANSI' ha" 4ritt%n "tan0ar0" r th% C 6r#7rain7

    an7-a7%. Th% Int%rnati#na Stan0ar0" Or7aniati#n 4r#t% "tan0ar0 ISOIEC >>> r th% C 6r#7rain7

    an7-a7%. Th% M#t#r In0-"tr/ S#&t4ar% R%ia8iit/ A""#$iati#n ha" $r%at%0 a 6r#6ri%tar/ "%t #& "tan0ar0"r 6r#7rain7 in C r %8%00%0 0%3i$%" in a-t##8i%".

    46 'd/antages of Embedded >C? in the programming

    Pr#7rain7 in ?C@ a2%" th% %8%00%0 "/"t%" #r% r%ia8%. C $#0% 4ritt%n r a "6%$i&i$ i$r#

    $#ntr#%r $an %a"i/ 8% tran"&%rr%0 t# "/"t%" -"in7 0i&&%r%nt i$r# $#ntr#%r" #& 0i&&%r%nt 3%n0#r"

    4ith#-t itt% #r n# #0i&i$ati#n. It $an 8% r%-"%0, %a"/ t# aintain an0 %a"/ t# 0%8-7 an0 %5t%n0.

    Th% a03anta7%" #& C ar%

    O& hi7h%r %3% an7-a7%", C i" th% $#"%"t t# a""%8/ an7-a7%".

    M#"t i$r# $#ntr#%r" ha3% a3aia8% C $#6i%r".

    Writin7 in C, "i6i&i%" $#0% 0%3%#6%nt r ar7% 6r#%$t".

    It i" %a"i%r an0 %"" ti% $#n"-in7 t# 4rit% in C an7-a7% than an a""%8/ an7-a7%.

    C i" %a"i%r t# #0i&/ an0 -60at%.

    C#0% a3aia8% in &-n$ti#n i8rari%" $an 8% -"%0.

    C $#0% i" 6#rta8% t# #th%r i$r# $#ntr#%r" 4ith itt% #r n# $han7%.

    A""%8/ i" th% &a"t%"t, h#4%3%r, it i" 0i&&i$-t t# &in0 #r train a""%8/ %56%rt". Th%n i& a n%4

    6r#$%""#r i" r%-ir%0, a "tart #3%r i" r%-ir%0

    C i" i0%3%, #t" #& 7##0 C 6r#7ra%r" ar% a3aia8%, C $#6i%r" ar% a3aia8%. C $an 8%

    -"%0 #n , (+, :9, an0 +

  • 8/13/2019 embedded design training report

    12/52

    An %8%00%0 "/"t% i" t/6i$a/ a 0%"i7n a2in7 -"% #& th% 6#4%r #& a "a i$r#$#ntr#%r, i2% th%

    Mi$r#$hi6 PICi$r# MCU #r 0"PIC Di7ita Si7na C#ntr#%r !DSC"'. Th%"% i$r#$#ntr#%r" $#8in% a

    i$r#6r#$%""#r -nit !i2% th% CPU in a 0%"2t#6 PC' 4ith "#% a00iti#na $ir$-it" $a%0 6%ri6h%ra",

    6-" "#% a00iti#na $ir$-it" #n th% "a% $hi6 t# a2% a "a $#ntr# #0-% r%-irin7 &%4 #th%r

    %5t%rna 0%3i$%". Thi" "in7% 0%3i$% $an th%n 8% %8%00%0 int# #th%r %%$tr#ni$ an0 %$hani$a 0%3i$%"

    r #4$#"t 0i7ita $#ntr#.

    MPLAB IDE !Int%7rat%0 D%3%#6%nt En3ir#n%nt' i" -"%0 r %0itin7, $#6iin7 $#0%" a" 4% a"

    "i-atin7 th% -"in7 an in8-it "i-at#r. It i" a "#&t4ar% 6r#7ra that r-n" #n a PC t# 0%3%#6

    a66i$ati#n" r Mi$r#$hi6 i$r#$#ntr#%r". It i" $a%0 an Int%7rat%0 D%3%#6%nt En3ir#n%nt, #r IDE,

    8%$a-"% it 6r#3i0%" a "in7% int%7rat%0 %n3ir#n%nt t# 0%3%#6 $#0% r %8%00%0 i$r#$#ntr#%r".

    Th% #4in7 "t%6" ar% #4%0 t# 6r#7ra th% PIC(+F;;A

    S%ttin7 -6 a n%4 6r#%$t

    !(' S%%$tin7 th% 0%3i$%

    !9' S%ttin7 -6 Lan7-a7% T##"

    !:' Nain7 th% 6r#%$t

    !

  • 8/13/2019 embedded design training report

    13/52

    !(' S%%$tin7 th% 0%8-77%r!"i-at#r'

    !9' Vi%4in7 th% 4at$h 4in0#4

    !:' S%%$tin7 th% r%7i"t%r" r a 4at$h

    !

  • 8/13/2019 embedded design training report

    14/52

    %!5' It i" a 8i0ir%$ti#na IO 6#rt. It ha" #n/ ) 6in".

    %!5;-It i" a 8i0ir%$ti#na IO 6#rt. PORTB $an 8% "#&t4ar% 6r#7ra%0 r int%rna 4%a2

    6--6 #n a in6-t".

    %!5C-It i" a 8i0ir%$ti#na IO 6#rt. It ha" 6in".

    %!5D It i" a 8i0ir%$ti#na IO 6#rt #r 6ara% "a3% 6#rt 4h%n int%r&a$in7 t# a i$r#6r#$%""#r

    8-".

    %!5E-It i" a 8i0ir%$ti#na IO 6#rt. It ha" #n/ : 6in".

    SS Gr#-n0 r%&%r%n$% r #7i$ an0 IO 6in".

    DD P#"iti3% "-66/ r #7i$ an0 IO 6in".

    !SC3BC*(3- It i" #"$iat#r $r/"ta in6-t #r %5t%rna $#$2 "#-r$% in6-t. CL1( i" %5t%rna $#$2

    "#-r$% in6-t an0 i" a4a/" a""#$iat%0 4ith 6in &-n$ti#n OSC(.

    !SC4BC*(!U-It i" #"$iat#r $r/"ta #-t6-t.It i"$#nn%$t%0 t# $r/"ta #r r%"#nat#r in $r/"ta

    #"$iat#r#0%.In RC #0%, OSC9 6in #-t6-t" CL1O, 4hi$h ha" th% &r%-%n$/ #& OSC( an0

    0%n#t%" th% in"tr-$ti#n$/$% rat%.

    484 0eatures

    .igh %erformance 5#SC C%U

    On/ :) "in7% 4#r0 in"tr-$ti#n" t# %arn

    A "in7% $/$% in"tr-$ti#n" %5$%6t r 6r#7ra 8ran$h%", 4hi$h ar% t4#$/$%

    O6%ratin7 "6%%0 DC 9* MH $#$2 in6-t

    U6 t# 1 5 (< 4#r0" #& FLASH Pr#7ra M%#r/

    U6 t# :+ 5 8/t%" #& Data M%#r/ !RAM'

    U6 t# 9)+ 5 8/t%" #& EEPROM Data M%#r/

    (

  • 8/13/2019 embedded design training report

    15/52

    Pin#-t $#6ati8% t# #th%r 96in #r

  • 8/13/2019 embedded design training report

    16/52

    Wi0% #6%ratin7 3#ta7% ran7% !9.*V t# ).)V'

    C#%r$ia an0 In0-"tria t%6%rat-r% ran7%"

    L#4 6#4%r $#n"-6ti#n

    4< Conclusion

    An %8%00%0 "/"t% i" a $#8inati#n #& $#6-t%r har04ar% an0 "#&t4ar%, %ith%r &i5%0 in $a6a8iit/ #r

    6r#7raa8%. C r%ain" a 3%r/ 6#6-ar an7-a7% r i$r#$#ntr#%r 0%3%#6%r" 0-% t# th% $#0%

    %&&i$i%n$/ an0 r%0-$%0 #3%rh%a0 an0 0%3%#6%nt ti%. C #&&%r" #4%3% $#ntr# an0 i" $#n"i0%r%0

    #r% r%a0a8% than a""%8/. Man/ &r%% C $#6i%r" ar% a3aia8% r a 4i0% 3ari%t/ #& 0%3%#6%nt

    6atr". Th% $#6i%r" ar% a 6art #& an IDE" 4ith ICD "-66#rt, 8r%a26#int", "in7%"t%66in7 an0 an

    a""%8/ 4in0#4. Th% 6%rran$% #& C $#6i%r" ha" i6r#3%0 $#n"i0%ra8/ in r%$%nt /%ar", an0 th%/

    ar% $ai%0 t# 8% #r% #r %"" a" 7##0 a" a""%8/, 0%6%n0in7 #n 4h# /#- a"2. M#"t t##" n#4 #&&%r

    #6ti#n" r $-"t#iin7 th% $#6i%r #6tiiati#n. A00iti#na/, -"in7 C in$r%a"%" 6#rta8iit/, "in$% C

    $#0% $an 8% $#6i%0 r 0i&&%r%nt t/6%" #& 6r#$%""#r".

    (+

  • 8/13/2019 embedded design training report

    17/52

    C.'%E5-6

    63 ;*!C( D#'+5',

    &i7.:.( 8#$2 0ia7ra #&-tra"#ni$ 0i"tan$% %a"-r%%nt

    Th% 8#$2 0ia7ra #& "%$-rit/ "/"t% $#ntain" th% #4in7

    :.(.( 5eset Circuit

    It i" MCLR Ma"t%r C%ar R%"%t at Pin n-8%r (. I& PIC r%a0" *V at MCLR 6in, it 4i r%"%t th% 6r#7ra, "# i& th%

    MCLR 6in i" n#t $#nn%$t%0 4ith )V, PIC 4i r%ain r%"%t an0 th% 6r#7ra 4i n#t %5%$-t%. Th% MCLR 6in $an

    8% $#nn%$t%0 0ir%$t/ 4ith )V !"%ri%" 4ith r%"i"t#r i2%" 6i$t-r% 8%#4' 8-t /#- 4i -na8% t# r%"%t i& /#-r "/"t%

    7#%" 4r#n7.S#, a "4it$h i" -"%0. B-t "i6/ a "4it$h 8%t4%%n th% )V an0 th% r%"%t 6in $ann#t 8% a00%0. S# a P-

    -6 R%"i"t#r i" -"%0. Th% $#rr%$t 4a/ t# a00 -6 a "4it$h in #r0%r t# $r%at% th% #7i$ $#n0iti#n i" "h#4n 8%#4.

    Wh%n th% "4it$h i" n#t 6-"h%0, $-rr%nt 4i tr#-7h (*1 r%"i"t#r an0 MCLR Pin. A" a r%"-t, MCLR Pin 4i

    r%$%i3% )V an0 PIC 4i r%a0 it a" #7i$ (. B-t 4h%n "4it$h i" 6-"h%0, $-rr%nt 4i thr#-7h (*1 r%"i"t#r,

    "4it$h an0 0ir%$t/ t# 7r#-n0. Th%r% i" n# 3#ta7% 4i r%$%i3% at MCLR Pin. Thi" 7i3%" #7i$ * at MCLR Pin.

    (;

  • 8/13/2019 embedded design training report

    18/52

    &i7.:.9 r%"%t $ir$-it

    :.(.( %o1er Supply

    (

  • 8/13/2019 embedded design training report

    19/52

    Th% "-66/ 6in #& PIC(+F;;A IC i" th% #"t i6#rtant. Th% i0%a 3#ta7% r PIC(+F;A i" )V

    &i7.:.: 6#4%r "-66/ $#nn%$ti#n

    !Dir%$t C-rr%nt'. It "h#-0 n#t 8% hi7h%r than ).)V 8%$a-"% it i" 7#in7 t# 8#4 -6. It a"# "h#-0 n#t 8%

    %"" th%n 9V 8%$a-"% it n#t 7#in7 t# #6%rat%. Th%r% ar% 3ari#-" t/6%" #& "-66/ "-$h a" 8att%r/ an0 DC

    a0a6t%r 4hi$h $an 8% -"%0. Th% 6r#8% i", i& a 8att%r/ i" -"%0, it i" har0 t# &in0 a n#ra 8att%r/ in )V.

    B-t : n#ra (.)V 8att%ri%" $an 8% $#nn%$t%0 in "%ri%". It 4i n#t 8% %&&i$i%nt %n#-7h. S# a >V 8att%r/

    $an i" -"%0 8-t it n%%0" t# 8% "t%66%0 0#4n t# )V.S# a 3#ta7% r%7-at#r LM;*) i" -"%0. Th% t4#

    n-8%r" at th% %n0 #& th% 6art n-8%r i" *) 4hi$h %an" it 4i "t%6 0#4n th% ar7%r in6-t 3#ta7% t# )V.

    U"in7 LM;*) i" n#t #n/ iit%0 t# 8att%r/ "-66/ "#-r$% 8-t a r%$ti&i%r $ir$-it i" a"# n%%0%0.

    :.(.9 !scillator circuit

    Th%r% ar% t4# 6in" na%0 a" OSC( an0 OSC9. Y#- $an $#nn%$t th% $r/"ta #"$iat#r &r# 3ari#-" &r%-%n$i%".

    P-"% 7%n%rat%0 &r# th% #"$iat#r 4i "#% ti% ha3% n#i"%. T# r%0-$% th% n#i"%, t4# $a6a$it#r" in Pi$# &ara0

    3a-%" ar% n%%0%0. Th% 3a-% #& $a6a$it#r 0%6%n0" #n th% "6%%0 #& #"$iat#r that i" -"%0. H%r% a $r/"ta #"$iat#r at

  • 8/13/2019 embedded design training report

    20/52

    :.(.: *iuid Crystal Display

    Th% LCD i" -"%0 t# 0i"6a/ "#% %""a7% #r 0ata. Th%r% ar% t4# t/6%" #& LCD 7ra6hi$a an0 $hara$t%r.

    Gra6hi$a LCD ar% -"%0 t# 0i"6a/ "#% ia7% #r %""a7%. Thi" $#n"i"t" #& "a $r/"ta 6i5%". An0

    $hara$t%r LCD i" -"%0 t# 0i"6a/ "/8#, $hara$t%r an0 n-8%r". Th% $hara$t%r LCD ta2%" th% ASCII

    3a-%" a" in6-t. Th% 0ia7ra "h#4" th% (+J9 LCD 4hi$h %an" (+ $#-n" an0 9 r#4" t# 0i"6a/

    $hara$t%r an0 0ata. Th% IC -"%0 r th% LCD i" HD

  • 8/13/2019 embedded design training report

    21/52

    RE3/MCLR/VPP1

    RA1/AN1/C12IN1-3

    RA2/AN2/VREF-/CVREF/C2IN+4

    RA4/T0CKI/C1OUT6

    RA5/AN4/SS/C2OUT7

    RB0/AN12/INT33

    RB1/AN10/C12IN3-34

    RB2/AN835

    RA7/OSC1/CLKIN13

    RA6/OSC2/CLKOUT14

    RD5/P1B 28

    RD6/P1C 29

    RD7/P1D 30

    RC4/SDI/SDA 23

    RC5/SDO 24

    RC3/SCK/SCL 18

    RC2/P1A/CCP1 17

    RC1/T1OSI/CCP2 16

    RC0/T1OSO/T1CKI 15

    RB7/ICSPDAT40 RB6/ICSPCLK39

    RB5/AN13/T138

    RB4/AN1137

    RD3 22

    RD2 21

    RD1 20

    RD0 19

    RC7/R!/DT 26

    RC6/T!/CK 25

    RE2/AN7 10

    RE1/AN6 9

    RE0/AN5 8

    RA3/AN3/VREF+/C1IN+5

    RD4 27

    RB3/AN9/PM/C12IN2-36

    RA0/AN0/ULP"U/C12IN0-2

    U1

    PIC16F887

    C1

    1#F

    R110$

    22%F

    22%F

    R1010$R1110$

    R1210$R13

    10$

    !1

    CR&STAL

    D7

    14

    D6

    13

    D5

    12

    D4

    11

    D3

    10

    D2

    9

    D1

    8

    D0

    7

    E

    6

    R"

    5

    RS

    4

    VSS

    1

    VDD

    2

    VEE

    3

    LM016L

    68'

    1$

    D1

    LED-RED

    D2

    LED-RED

    &i7.:.< $ir$-it 0ia7ra

    Fir"t/ th% 6#4%r "-66/ i" 7i3%n t# th% $ir$-it thr#-7h a 8att%r/ 4hi$h i" )V.th% #"$iat#r $ir$-it i"

    %6#/%0 t# 7i3% $#$2 6-"%" t# th% $#ntr#%r.

    H%r%,th% 6a""4#r0 i" &%0 thr#-7h a

  • 8/13/2019 embedded design training report

    22/52

    5esistor: A r%"i"t#r i" a 6a""i3% t4#t%rina %%$tri$a $#6#n%nt that i6%%nt" %%$tri$a

    r%"i"tan$% a" a $ir$-it %%%nt. Th% $-rr%nt thr#-7h a r%"i"t#r i" in 0ir%$t 6r#6#rti#n t# th% 3#ta7%

    a$r#"" th% r%"i"t#r" t%rina". Thi" r%ati#n"hi6 i" r%6r%"%nt%0 8/ Oh" a4

    4h%r% Ii" th% $-rr%nt thr#-7h th% $#n0-$t#r in -nit" #& a6%r%", Vi" th% 6#t%ntia 0i&&%r%n$%

    %a"-r%0 a$r#"" th% $#n0-$t#r in -nit" #& 3#t", an0 Ri" th% r%"i"tan$% #& th% $#n0-$t#r in -nit" #&

    #h".

    Th% rati# #& th% 3#ta7% a66i%0 a$r#"" a r%"i"t#r" t%rina" t# th% int%n"it/ #& $-rr%nt in th%

    $ir$-it i" $a%0 it" r%"i"tan$%, an0 thi" $an 8% a""-%0 t# 8% a $#n"tant !in0%6%n0%nt #& th%

    3#ta7%' r #r0inar/ r%"i"t#r" 4#r2in7 4ithin th%ir ratin7".

    R%"i"t#r" ar% $##n %%%nt" #& %%$tri$a n%t4#r2" an0 %%$tr#ni$ $ir$-it" an0 ar% -8i-it#-" in

    %%$tr#ni$ %-i6%nt. Pra$ti$a r%"i"t#r" $an 8% a0% #& 3ari#-" $#6#-n0" an0 &i", a" 4% a"

    r%"i"tan$% 4ir% !4ir% a0% #& a hi7hr%"i"ti3it/ a#/, "-$h a" ni$2%$hr#%'. R%"i"t#r" ar% a"#

    i6%%nt%0 4ithin int%7rat%0 $ir$-it", 6arti$-ar/ ana#7 0%3i$%", an0 $an a"# 8% int%7rat%0

    int# h/8ri0 an0 6rint%0 $ir$-it".

    &i7.:.) r%"i"t#r

    Th% #h !"/8# ' i" th% SI -nit #& %%$tri$a r%"i"tan$%, na%0 a&t%r G%#r7 Si#n Oh. An

    #h i" %-i3a%nt t# a 3#t 6%r a6%r%. Sin$% r%"i"t#r" ar% "6%$i&i%0 an0 an-&a$t-r%0 #3%r a 3%r/

    ar7% ran7% #& 3a-%", th% 0%ri3%0 -nit" #& ii#h !( (*:', 1#h !( 2 (*:', an0

    %7a #h !( M (*+' ar% a"# in $##n -"a7%.

    99

    http://en.wikipedia.org/wiki/File:Resistor.jpg
  • 8/13/2019 embedded design training report

    23/52

    Capacitor: A $a6a$it#r !r%r/ 2n#4n a" $#n0%n"%r' i" a 6a""i3% t4#t%rina%%$tri$a

    $#6#n%nt -"%0 t# "t#r% %n%r7/ in an %%$tri$ &i%0. Th% r" #& 6ra$ti$a $a6a$it#r" 3ar/ 4i0%/,

    8-t a $#ntain at %a"t t4# %%$tri$a $#n0-$t#r "%6arat%0 8/ 0i%%$tri$ !in"-at#r'. Ca6a$it#r" -"%0

    a" 6art" #& %%$tri$a "/"t%", r %5a6%, $#n"i"t #& %ta i "%6arat%0 8/ a a/%r #& in"-atin7

    &i.

    Wh%n th%r% i" a 6#t%ntia 0i&&%r%n$% !3#ta7%' a$r#"" th% $#n0-$t#r", a "tati$ %%$tri$a &i%0

    0%3%#6" a$r#"" th% 0i%%$tri$, $a-"in7 6#"iti3% $har7% t# $#%$t #n #n% 6at% an0 n%7ati3% $har7%

    #n th% #th%r 6at%. En%r7/ i" "t#r%0 in th% %%$tr#"tati$ &i%0. An i0%a $a6a$it#r i" $hara$t%ri%0 8/

    a "in7% $#n"tant 3a-%, $a6a$itan$% %a"-r%0 in &ara0". Thi" i" th% rati# #& th% %%$tri$ $har7% #n

    %a$h $#n0-$t#r t# th% 6#t%ntia 0i&&%r%n$% 8%t4%%n th%.

    Th% $a6a$itan$% i" 7r%at%"t 4h%n th%r% i" a narr#4 "%6arati#n 8%t4%%n ar7% ar%a" #& $#n0-$t#r

    h%n$% $a6a$it#r $#n0-$t#r" ar% #&t%n $a%0 6at%", r%&%rrin7 t# an %ar/ %an" #& $#n"tr-$ti#n.

    In 6ra$ti$%, th% 0i%%$tri$ 8%t4%%n th% 6at%" 6a""%" a "a a#-nt #& %a2a7% $-rr%nt an0 a"# ha"

    an %%$tri$ &i%0 "tr%n7th iit, r%"-tin7 in 8r%a20#4n 3#ta7% 4hi% th% $#n0-$t#r" an0 %a0"

    intr#0-$% an -n0%"ir%0 in0-$tan$% an0 r%"i"tan$%.

    &i7.:.+ 0i&&%r%nt t/6%" #& $a6a$it#r"

    Diode: In %%$tr#ni$", a 0i#0% i" a t/6% #& t4#t%rina %%$tri$ $#6#n%nt 4ith a n#nin%ar

    $-rr%nt 3#ta7% $hara$t%ri"ti$. A "%i$#n0-$t#r 0i#0%, th% #"t $##n t/6% t#0a/, i" a

    $r/"tain% 6i%$% #& "%i$#n0-$t#r at%ria $#nn%$t%0 t# t4# %%$tri$a t%rina" a 3a$-- t-8%

    9:

  • 8/13/2019 embedded design training report

    24/52

    0i#0% !n#4 rar%/ -"%0 %5$%6t in "#% hi7h6#4%r t%$hn##7i%"' i" a 3a$-- t-8% 4ith t4#

    %%$tr#0%" a 6at% an0 a $ath#0%.

    Th% #"t $##n &-n$ti#n #& a 0i#0% i" t# a#4 an %%$tri$ $-rr%nt t# 6a"" in #n% 0ir%$ti#n

    !$a%0 th% 0i#0%" r4ar0 0ir%$ti#n', 4hi% 8#$2in7 $-rr%nt in th% #66#"it% 0ir%$ti#n !th% r%3%r"%

    0ir%$ti#n'. Th-", th% 0i#0% $an 8% th#-7ht #& a" an %%$tr#ni$ 3%r"i#n #& a $h%$2 3a-%. Thi"

    -ni0ir%$ti#na 8%ha3i#r i" $a%0 r%$ti&i$ati#n an0 i" -"%0 t# $#n3%rt %%$tri$ $-rr%nt t# 0ir%$t

    $-rr%nt, an0 t# %5tra$t #0-ati#n &r# ra0i# "i7na" in ra0i# r%$%i3%r".

    H#4%3%r, 0i#0%" $an ha3% #r% $#6i$at%0 8%ha3i#r than thi" "i6% #n#&& a$ti#n.

    S%i$#n0-$t#r 0i#0%" 0# n#t 8%7in $#n0-$tin7 %%$tri$it/ -nti a $%rtain thr%"h#0 3#ta7% i"

    6r%"%nt in th% r4ar0 0ir%$ti#n !a "tat% in 4hi$h th% 0i#0% i" "ai0 t# 8% r4ar0 8ia"%0'. Th%

    3#ta7% 0r#6 a$r#"" a r4ar0 8ia"%0 0i#0% 3ari%" #n/ a itt% 4ith th% $-rr%nt, an0 i" a &-n$ti#n

    #& t%6%rat-r% thi" %&&%$t $an 8% -"%0 a" a t%6%rat-r% "%n"#r #r 3#ta7% r%&%r%n$%.

    S%i$#n0-$t#r 0i#0%" ha3% n#nin%ar %%$tri$a $hara$t%ri"ti$", 4hi$h $an 8% tai#r%0 8/ 3ar/in7

    th% $#n"tr-$ti#n #& th%ir PN -n$ti#n. Th%"% ar% %56#it%0 in "6%$ia 6-r6#"% 0i#0%" that 6%rr

    an/ 0i&&%r%nt &-n$ti#n". F#r %5a6%, 0i#0%" ar% -"%0 t# r%7-at% 3#ta7% !%n%r 0i#0%"' t#

    6r#t%$t $ir$-it" &r# hi7h 3#ta7% "-r7%" t# %%$tr#ni$a/ t-n% ra0i# an0 TV r%$%i3%r" !3ara$t#r

    0i#0%"' t# 7%n%rat% ra0i# &r%-%n$/ #"$iati#n" an0 t# 6r#0-$% i7ht !i7ht %ittin7 0i#0%"'

    T-nn% 0i#0%" %5hi8it n%7ati3% r%"i"tan$% 4hi$h a2%" th% -"%&- in "#% t/6%" #& $ir$-it".

    Di#0%" 4%r% th% &ir"t "%i$#n0-$t#r %%$tr#ni$ 0%3i$%. Th% &ir"t "%i$#n0-$t#r 0i#0%", $a%0

    $at@" 4hi"2%r 0i#0%" 0%3%#6%0 ar#-n0 (>*+, 4%r% a0% #& in%ra $r/"ta" "-$h a" 7a%na

    T#0a/ #"t 0i#0%" ar% a0% #& "ii$#n , 8-t #th%r "%i$#n0-$t#r" "-$h a" ar% 7%rani-

    "#%ti%" -"%0.

    &i7. :.; 0i#0%

    9

  • 8/13/2019 embedded design training report

    25/52

    *ED: A i7ht%ittin7 0i#0% !LED' i" a "%i$#n0-$t#r i7ht "#-r$%. L%0@" ar% -"%0 a" in0i$at#r

    a6" in an/ 0%3i$%" an0 ar% in$r%a"in7/ -"%0 r #th%r i7htin7 Intr#0-$%0 a" a 6ra$ti$a

    %%$tr#ni$ $#6#n%nt in (>+9, %ar/ L%0@" %itt%0 #4int%n"it/ r%0 i7ht, 8-t #0%rn 3%r"i#n"

    ar% a3aia8% a$r#"" th% 3i"i8%, -tra3i#%t an0 in&rar%0 4a3%%n7th", 4ith 3%r/ hi7h 8ri7htn%"".

    Wh%n a i7ht%ittin7 0i#0%" i" r4ar0 8ia"%0 !"4it$h%0 #n', %%$tr#n" ar% a8% t# r%$#8in%

    4ith %%$tr#n h#%" 4ithin th% 0%3i$%, r%%a"in7 %n%r7/ in th% r #& 6h#t#n" Thi" %&&%$t i"

    $a%0 %%$tr#-in%"$%n$% an0 th% $##r #& th% i7ht !$#rr%"6#n0in7 t# th% %n%r7/ #& th% 6h#t#n'

    i" 0%t%rin%0 8/ th% %n%r7/ 7a6 #& th% "%i$#n0-$t#r. L%0@" ar% #&t%n "a in ar%a !%"" than

    ( 9', an0 int%7rat%0 #6ti$a $#6#n%nt" a/ 8% -"%0 t# "ha6% it" ra0iati#n 6att%rn. L%0@"

    6r%"%nt an/ a03anta7%" #3%r in$an0%"$%nt i7ht "#-r$%" in$-0in7 #4%r %n%r7/ $#n"-6ti#n,

    #n7%r i&%ti%.

    &i7. :. LED"

    oltage 5egulator A@98: In %%$tr#ni$", a in%ar r%7-at#r i" a 3#ta7% r%7-at#r 8a"%0 #n an

    a$ti3% 0%3i$% #6%ratin7 in it" in%ar r%7i#n !in $#ntra"t, a "4it$hin7 r%7-at#r i" 8a"%0 #n a

    tran"i"t#r r$%0 t# a$t a" an #n#&& "4it$h' #r 6a""i3% 0%3i$%" i2% %n%r 0i#0%" #6%rat%0 in th%ir

    8r%a20#4n r%7i#n. Th% r%7-atin7 0%3i$% i" a0% t# a$t i2% a 3aria8% r%"i"t%r $#ntin-#-"/

    a0-"tin7 a 3#ta7% 0i3i0%r n%t4#r2 t# aintain a $#n"tant #-t6-t 3#ta7%. It i" 3%r/ in%&&i$i%nt

    $#6ar%0 t# a "4it$h #0% 6#4%r "-66/ "in$% it "h%0" th% 0i&&%r%n$% 3#ta7% 8/ 0i""i6atin7 h%at.

    9)

  • 8/13/2019 embedded design training report

    26/52

    Fi5% thr%%t%rina in%ar r%7-at#r" ar% $##n/ a3aia8% t# 7%n%rat% &i5%0 3#ta7%" #& 6-" :

    V, an0 6-" #r in-" ) V, +V, > V, (9 V, #r () V 4h%n th% #a0 i" %"" than (.) a6%r%".

    Th% ; 55 "%ri%" !;*), ;(9, %t$.' r%7-at% 6#"iti3% 3#ta7%" 4hi% th% ;>55 "%ri%" !;>*), ;>(9,

    %t$.' r%7-at% n%7ati3% 3#ta7%". O&t%n, th% a"t t4# 0i7it" #& th% 0%3i$% n-8%r ar% th% #-t6-t

    3#ta7% %.7., a ;*) i" a K) V r%7-at#r, 4hi% a ;>() i" a () V r%7-at#r. Th%r% ar% 3ariant" #n

    th% ;55 "%ri%" IC", "-$h a" ;L an0 ;S, "#% #& 4hi$h $an "-66/ -6 t# (.) A6". A0-"tin7

    &i5%0 r%7-at#r""%3%ra 4a/" ar% -"%0 t# a2% &i5%0 IC r%7-at#r" a0-"ta8%. A %n%r 0i#0% #r

    r%"i"t#r i" a00%0 8%t4%%n th% IC" 7r#-n0 t%rina an0 7r#-n0. R%"i"t#r" ar% a$$%6ta8% 4h%r%

    7r#-n0 $-rr%nt i" $#n"tant, 8-t ar% i"-it%0 t# r%7-at#r" 4ith 3ar/in7 7r#-n0 $-rr%nt. S4it$hin7

    in 0i&&%r%nt %n%r", 0i#0%" #r r%"i"t#r" $an 8% -"%0 t# #8tain "t%64i"% a0-"t%nt.

    &i7. :.> a 3#ta7% r%7-at#r

    ,icrocontroller $%#C3

  • 8/13/2019 embedded design training report

    27/52

    &i7.:.(* 6i$(+&;

    Th%r% ar% ) 6#rt" in th% 6i$ i$r#$#ntr#%r na%0 6#rt A, B, C, D an0 E. P#rt A ha" ) 6in", P#rt

    B,C = D ha" 6in" an0 P#rt E ha" : 6in". Pin ( i" r r%"%t $ir$-it. Pin (: an0 (< i" r th%

    #"$iat#r/ $ir$-it that 6r#0-$%" th% 0%"ira8% &r%-%n$/. Pin" (( an0 :9 ar% r th% 7r#-n0 an0

    Pin" (9 an0 :( i" -"%0 r th% V$$.

    *CD:Th% LCD i" -"%0 t# 0i"6a/ "#% %""a7% #r 0ata. Th%r% ar% t4# t/6%" #& LCD 7ra6hi$a

    &i7.:.(( LCD

    an0 $hara$t%r. Gra6hi$a LCD ar% -"%0 t# 0i"6a/ "#% ia7% #r %""a7%. Thi" $#n"i"t" #&

    "a$r/"ta 6i5%". An0 $hara$t%r LCD i" -"%0 t# 0i"6a/ "/8#, $hara$t%r an0 n-8%r". Th%

    $hara$t%r LCD ta2%" th% ASCII 3a-%" a" in6-t. Th% 0ia7ra "h#4" th% (+J9 LCD 4hi$h %an" (+

    $#-n" an0 9 r#4" t# 0i"6a/ $hara$t%r an0 0ata. Th% IC -"%0 r th% LCD i" HD

  • 8/13/2019 embedded design training report

    28/52

    $#n"i"t #& th% 8it 6r#$%""#r an0 9 RAMS, i.%. ( DDRAM! 0ata 0i"6a/ RAM' an0

    CGRAM!$hara$t%r 7%n%rat#r RAM '.

    Th% (+59 LCD -"%0 h%r% ha" (+ 6in" #-t #& 4hi$h 6in" ar% 0ata in%", th%/ ar% 0ir%$t/ $#nn%$t%0 t#

    th% $#ntr#%r. Th% thir0 6in i" $#nn%$t%0 t# th% 6#t%nti#%t%r r th% 8ri7htn%"". Thr%% 6in" (, ) an0

    (+ ar% $#nn%$t%0 t# 7r#-n0. Pin" 9 an0 () ar% $#nn%$t%0 t# 6#4%r "-66/. Th% r%"t #& th% t4#

    6in" ar% EN an0 RS. EN "tan0" r Ena8% 4hi$h at$h%" !a$$%6t"' th% 0ata #r th% $#an0 7i3%n t#

    th% LCD an0 RS "tan0" r R%7i"t%r S%%$t. It i" -"%0 r "%%$tin7 $#an0 #r 0ata r%7i"t%r".

    Crystal !scillator: A $r/"ta #"$iat#r i" an %%$tr#ni$ #"$iat#r $ir$-it that -"%" th%

    %$hani$a r%"#nan$% #& a 3i8ratin7 $r/"ta #& 6i%#%%$tri$ at%ria t# $r%at% an %%$tri$a "i7na 4ith

    a 3%r/ 6r%$i"% &r%-%n$/. Thi" &r%-%n$/ i" $##n/ -"%0 t# 2%%6 tra$2 #& ti% !a" in -art

    4ri"t4at$h%"', t# 6r#3i0% a "ta8% $#$2 "i7na r 0i7ita int%7rat%0 $ir$-it", an0 t# "ta8ii%

    &r%-%n$i%" r ra0i# tran"itt%r" an0 r%$%i3%r". Th% #"t $##n t/6% #& 6i%#%%$tri$ r%"#nat#r

    -"%0 i" th% -art $r/"ta, "# #"$iat#r $ir$-it" 0%"i7n%0 ar#-n0 th% 8%$a% 2n#4n a" $r/"ta

    #"$iat#r".

    &i7.:.(9 $r/"ta #"$iat#r

    Q-art $r/"ta" ar% an-&a$t-r%0

    r &r%-%n$i%" &r# a &%4 t%n"

    #& 2i#h%rt t# t%n" #& %7ah%rt.

    M#r% than t4# 8ii#n $r/"ta" ar%

    an-&a$t-r%0 ann-a/. M#"t ar%

    -"%0 r $#n"-%r 0%3i$%" "-$h a" 4ri"t4at$h%", $#$2", ra0i#", $#6-t%r", an0 $% 6h#n%". Q-art

    $r/"ta" ar% a"# -n0 in"i0% t%"t an0 %a"-r%%nt %-i6%nt, "-$h a" $#-nt%r", "i7na 7%n%rat#r",

    an0 #"$i#"$#6%". Cr/"ta" $an 8% an-&a$t-r%0 r #"$iati#n #3%r a 4i0% ran7% #& &r%-%n$i%", &r# a

    &%4 2i#h%rt -6 t# "%3%ra h-n0r%0 %7ah%rt. Man/ a66i$ati#n" $a r a $r/"ta #"$iat#r &r%-%n$/

    9

  • 8/13/2019 embedded design training report

    29/52

    $#n3%ni%nt/ r%at%0 t# "#% #th%r 0%"ir%0 &r%-%n$/, "# h-n0r%0" #& "tan0ar0 $r/"ta &r%-%n$i%" ar%

    a0% in ar7% -antiti%" an0 "t#$2%0 8/ %%$tr#ni$" 0i"tri8-t#r".

    S1itch:It i" a #%ntar/ #r n#nat$hin7 "4it$h 4hi$h $a-"%" a t%6#rar/ $han7% in th% "tat%

    #& an %%$tri$a $ir$-it #n/ 4hi% th% "4it$h i" 6h/"i$a/ a$t-at%0. An a-t#ati$ %$hani" !a

    "6rin7' r%t-rn" th% "4it$h t# it" 0%&a-t 6#"iti#n i%0iat%/ a&t%r4ar0", r%"t#rin7 th% initia

    $ir$-it $#n0iti#n. Th%r% ar% t4# t/6%"

    A 6-"h t# a2% "4it$h a#4" %%$tri$it/ t# 8%t4%%n it" t4# $#nta$t" 4h%n h%0 in. Wh%n th%

    8-tt#n i" r%%a"%0, th% $ir$-it i" 8r#2%n.

    A 6-"h t# 8r%a2 "4it$h 0#%" th% #66#"it%, i.%., 4h%n th% 8-tt#n i" n#t 6r%""%0, %%$tri$it/ $an ,

    8-t 4h%n it i" 6r%""%0 th% $ir$-it i" 8r#2%n.

    &i7.:.(: an %%$tr#ni$ "4it$h

    6< C!D#N+

    in$-0% X6i$.h

    0%&in% LCD PORTB

    0%&in% RS RD+

    0%&in% EN RD;

    int n-,a,8,$,0,%,&,i*,6*,6:*

    $har arr

  • 8/13/2019 embedded design training report

    30/52

    $har arr9Z[CORRECT PASSWORD\

    $har arr:Z[INCORRECT PASSWD\

    $har arr)Z[ENTER NEW PA]] \

    $har arr+Z[6a""4#r0 8a"%0 \

    $har arrZ["%$-rit/ "/"t% \

    int 6(

    $har arrtZ[6"40 r%"%t \

    $har 2%/Z[%nt%r 2%/\

    $har 2%/(Z[4r#n7 2%/\

    3#i0 0%a/!-n"i7n%0 #n7 '

    [

    4hi%!'

    \

    3#i0 $#an0!'

    [

    RS*

    EN(

    0%a/!(*'

    EN*

    0%a/!(**'

    \

    3#i0 0ata!'

    [

    RS(

    EN(

    :*

  • 8/13/2019 embedded design training report

    31/52

    0%a/!(*'

    EN*

    0%a/!(**'

    \

    3#i0 r%"%t!'

    [

    6:6(*

    LCD*J*(

    $#an0!'

    LCD*J*

    $#an0!'

    r!int 3*3X>3KK'

    [

    PORTB2%/3Z

    0ata!'

    \

    LCD*J$*

    $#an0!'

    4hi%!6:X

  • 8/13/2019 embedded design training report

    32/52

    i&!RC

  • 8/13/2019 embedded design training report

    33/52

    PORTB^

    0ata!'

    arr"6:Z

  • 8/13/2019 embedded design training report

    34/52

    arr"6:Z;

    6:KK

    \

    i&!RC;('

    [4hi%!RC;('

    PORTB^

    0ata!'

    arr"6:Z

    6:KK

    \

    RC9(

    RC*RC(RC:*

    i&!RC

  • 8/13/2019 embedded design training report

    35/52

    \

    i&!RC+('

    [4hi%!RC+('

    PORTB^

    0ata!'

    arr"6:ZB

    6:KK

    \

    i&!RC;('

    [4hi%!RC;('

    PORTB^

    0ata!'

    arr"6:ZC

    6:KK

    \

    RC:(

    RC(RC*RC9*

    i&!RC

  • 8/13/2019 embedded design training report

    36/52

    PORTB^

    0ata!'

    arr"6:ZE

    6:KK

    \

    i&!RC+('

    [4hi%!RC+('

    PORTB^

    0ata!'

    arr"6:ZM

    6:KK

    \

    \

    i&!arr"*Z$h%$2*Z==arr"(Z$h%$2(Z==arr"9Z$h%$29Z==arr":Z$h%$2:Z'

    [

    PORTB*J*(

    $#an0!'

    PORTB*J*

    $#an0!'

    r!int t*tX(

  • 8/13/2019 embedded design training report

    37/52

    LCD*JC*

    $#an0!'

    4hi%!6(X

  • 8/13/2019 embedded design training report

    38/52

    0ata!'

    arr(6(Z:

    6(KK

    \

    i&!RC;('

    [

    4hi%!RC;('

    PORTB^

    0ata!'

    arr(6(Z

  • 8/13/2019 embedded design training report

    39/52

    arr(6(Z+

    6(KK

    \

    i&!RC+('

    [4hi%!RC+('

    PORTB^

    0ata!'

    arr(6(Z;

    6(KK

    \

    i&!RC;('

    [4hi%!RC;('

    PORTB^

    0ata!'

    arr(6(Z

    6(KK

    \

    RC9(

    RC*RC(RC:*

    i&!RC

  • 8/13/2019 embedded design training report

    40/52

    [4hi%!RC)('

    PORTB^

    0ata!'

    arr(6(ZA

    6(KK

    \

    i&!RC+('

    [4hi%!RC+('

    PORTB^

    0ata!'

    arr(6(ZB

    6(KK

    \

    \

    LCD*J*(

    $#an0!'

    LCD*J*

    $#an0!'

    r!int #*#X(+#KK'

    [

    LCDarrt#Z

    0ata!'

    \

    LCD*J*(

    $#an0!'

    LCD*J*

    $#an0!'

  • 8/13/2019 embedded design training report

    41/52

    r!int r*rX(+rKK'

    [

    LCDarr

  • 8/13/2019 embedded design training report

    42/52

    0ata!'

    \

    LCD*J$*

    $#an0!'

    \

    \

    3#i0 ain!'

    [

    ANSELH*J**

    TRISC*JF*

    TRISD*J**

    PORTD*J**

    TRISB*J**

    LCD*J:

    $#an0!'

    LCD*J*(

    $#an0!'

    LCD*J*E

    $#an0!'

    LCD*J*

    $#an0!'

    RD*RD(RD9*

    r!int h*hX(+hKK'

    [

    PORTBarr+hZ

  • 8/13/2019 embedded design training report

    43/52

    0ata!'

    0%a/!(**'

    \

    LCD*J$*

    $#an0!'

    r!int *X(+KK'

    [

    PORTBarrZ

    0ata!'

    0%a/!(**'

    \

    0%a/!9****'

    LCD*J*(

    $#an0!'

    LCD*J*

    $#an0!'

    RD9(

    4hi%!('

    [

    6*

    LCD*J*

    $#an0!'

    r!int 2*2X(+2KK'

    [

    PORTBarr

  • 8/13/2019 embedded design training report

    44/52

    LCD*JC*

    $#an0!'

    4hi%!6X

  • 8/13/2019 embedded design training report

    45/52

    arr6Z:

    6KK

    \

    i&!RC;('

    [

    4hi%!RC;('

    PORTB^

    0ata!'

    arr6Z

  • 8/13/2019 embedded design training report

    46/52

  • 8/13/2019 embedded design training report

    47/52

    PORTB^

    0ata!'

    arr6ZA

    6KK

    \

    i&!RC+('

    [4hi%!RC+('

    PORTB^

    0ata!'

    arr6ZB

    6KK

    \

    i&!RC;('

    [4hi%!RC;('

    PORTB^

    0ata!'

    arr6ZC

    6KK

    \

    RC:(

    RC(RC*RC9*

    i&!RC

  • 8/13/2019 embedded design training report

    48/52

    \

    i&!RC)('

    [4hi%!RC)('

    PORTB^

    0ata!'

    arr6ZE

    6KK

    \

    i&!RC+('

    [4hi%!RC+('

    PORTB^

    0ata!'

    arr6ZM

    6KK

    \

    i&!RC;('

    [

    4hi%!RC;('

    r%"%t!'

    \

    \

    i&!arr(*Zarr*Z==arr((Zarr(Z==arr(9Zarr9Z==arr(:Zarr:Z'

    [

    RD*(

    LCD*J*(

    $#an0!'

    LCD*J*

  • 8/13/2019 embedded design training report

    49/52

    $#an0!'

    r!i*iX(+iKK'

    [

    LCDarr9iZ

    0ata!'

    \

    0%a/!9****'

    RD**

    8r%a2

    \

    %"%

    [

    LCD*J*(

    $#an0!'

    LCD*J*

    $#an0!'

    RD(RD9(

    r!i*iX(+iKK'

    [

    LCDarr:iZ

    0ata!'

    \

    0%a/!9****'

    RD(RD9*

    8r%a2

    \

    \

  • 8/13/2019 embedded design training report

    50/52

  • 8/13/2019 embedded design training report

    51/52

    Th% 6r#%$t 0i0 4% in 6%rrin7 it" 0%"ir%0 ta"2. h#4%3%r, 4% $an a2% th% 6a""4#r0 %ntr/ r%#t%/ t#

    a2% th% 6r#%$t #r% r%ia8%.

    )(

  • 8/13/2019 embedded design training report

    52/52

    5E0E5ENCES

    Mi$r#$hi6@" an-a #n ?PIC(+&;A@

    Pi$ i$r#$#ntr#%r an0 E8%00%0 "/"t%" 8/ M-haa0 Ai Mai0i, P%ar"#n Int%rnati#na

    444.7##7%.$#.in

    444.i7atr#n.$#

    %n.4i2i6%0ia.#r7

    444.E%$&r%a2".$#

    http://www.google.co.in/http://www.migatron.com/http://www.elecfreaks.com/http://www.google.co.in/http://www.migatron.com/http://www.elecfreaks.com/