10

Efficient FPGA Architecture for Dual Mode Integer Haar

  • Upload
    others

  • View
    4

  • Download
    0

Embed Size (px)

Citation preview

x104

1

0

-1

Am

plit

ude

0 0.5 1.0 1.5 2.0 2.5 3.0 3.5

(a)

x104

0

Am

plit

ude

0 2000 4000 6000 8000 10000 12000 14000 16000 18000

1

-1

(b)

0

Am

plit

ude

0 2000 4000 6000 8000 10000 12000 14000 16000 18000

5000

-5000

(c)

Smaples