15
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Embed Size (px)

DESCRIPTION

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Dr. Shi Dept. of Electrical and Computer Engineering. Slides courtesy Dr. A. D EMOSTHENOUS UNIVERSITY COLLEGE OF LONDON. Asynchronous sequential circuits:. Do not use clock pulses. - PowerPoint PPT Presentation

Citation preview

Page 1: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS

DESIGN

Dr. Shi

Dept. of Electrical and Computer Engineering

Page 2: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Slides courtesyDr. A. DEMOSTHENOUS

UNIVERSITY COLLEGE OF LONDON

Page 3: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Asynchronous sequential circuits: Do not use clock pulses. The change of internal state occurs when there

is a change in the input variable. Their memory elements are either unclocked

flip-flops or time-delay elements. They often resemble combinational circuits with

feedback. Their synthesis is much more difficult than the

synthesis of clocked synchronous sequential circuits.

They are used when speed of operation is important.

Page 4: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Definitions

The present state variables (y1 to yk) are called secondary variables. The next state variables (Y1 to Yk) are called excitation variables.

Assumption: The input signals change one at a time and only when the circuit is in a stable condition.

Page 5: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Example

The analysis of the circuit starts by considering the excitation variables (Y1and Y2) as outputs and the secondary variables (y1 and y2) as inputs.

Page 6: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Transition Table

Page 7: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

State Table

Page 8: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Example

Page 9: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Flow Tables of Previous Examples

Page 10: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Race

A race condition exists in an asynchronous circuit when two or more binary state variables change value in response to a change in an input variable.

Non Critical

Page 11: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Critical race

Critical Race

Page 12: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Cycles to avoid Races

Unique path

Page 13: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Example Circuit

Page 14: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

SR Latch

Page 15: ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Constraints on Inputs