6

ecad.tu-sofia.bgecad.tu-sofia.bg/et/1996/Statii ET96-I/Made Design kit... · 2008-06-26 · The design project ... Behavioural VHDL/Logic simulation TM (Cadence Verilog-XL or Synopsys

Embed Size (px)

Citation preview