Upload
ax63na
View
24
Download
0
Tags:
Embed Size (px)
DESCRIPTION
DSB-B350S Training Manual
Citation preview
Introducing Samsung Digital Satellite Receiver( DSB-B350S,R,W,Z,T )
Introducing Samsung Digital Satellite Receiver( DSB-B350S,R,W,Z,T )
Samsung Electronics Co., LTD.Digital Video Division
1. Product Introduction
General Features
■ 4000 Programmable Channels
■ Advanced Electronic Program Guide
■ 7-Segment LED Display
■ DiSEqC 1.0 & 1.2 Supported
■ SCART & RCA Output
■ Automatic and Manual Scan Facility
■ Channel Organising(Programmable)
■ 4 Multi Languages Supported for OSD
■ Supported Scanning FTA and All Channels By Software Selection
■ Individual Channel Lock Facility
Auto Scanningseek out free or pay channels automatically 32 Satellite at one time.80 transponder satellite is completed in only 4 minutes.
User ModeInstalling a satellite manually.Enable control of basic positioner function recommendedfor beginner.
EPGStandard ‘now and next’ EPG is supported.7 Day Program information Guide.
2CI / 2 smartcard slotsWatch pay TV Channels through CI(Common Interface)Or 2 smartcard for Cryptoworks CAS
Sales Point
TeletextOnboard teletext will please owners of non-teletext TVs,plasma screens and projectors. VBI, OSD Teletext Supported.
Channel SortingDisplay channels by Favorite, Alphabetical Order, Provider and Transponder.
Video Track Selection(Multi-Feed)Select the Video tracks when several are transmittedFrom the broadcasting station. Allow to enjoy theVisuals to see through various camera angle.
Multi-language SubtitleProvide Multi-language subtitle and audio sound track.
FrenchEnglishGerman
SpecificationI tems Uni ts DSB-B350T
Key Features Features
PAL 0
NTSC -
ATSC -
Embedded CA (Condi t i onal Access) -
Mi ddl eware -
EPG 0
OTA 0
Smart Card Sl ot 2
CI (Common I nterface) 2CI
FLASH 2MB
SDRAM 8MB
Hard Di sk(GB) -
USB -
I EEE1394 -
Tuner(Satel l i te/ Cabl e/ Terrestri al / ATSC/ NTSC) QPSK
Di SEqC 1. 2
Frequency Range 950~2150MHz
Loop Through I F O
Return Channel (Cabl e modem / Tel ephone Modem) -
AV I nput -
Di gi tal Audi o Output 2 Opti cal / (Dol by)
RF Modul ator Output 1 0
RGB Output 1 SCART
DVI Output -
Component Output -
RCA Output -
Scart Output 2 2scart
S-Vi deo Output -
0/ 12 Vol t Output -
Seri al I nterface 1 O
Other Features -
Techni calSpeci fi cati on
Sub- i tems
Vi deo Format
Output
Memory
I tems Uni ts DSB-B350T
Key Features Features
Desi gn Tool CREVO
Col or si l ver
Di spl ay(7SEG / FLT) -
Front Key set 8 STNSDBY/ MENU/ OK/ 4DI RECTI ON
Other Features
Remote Control Uni t(Battery) 1(2 ) si ngl e(BAT: AAA)
RF Cabl e -
Scart Cabl e / RCA Cabl e 1 SCART Cabl e
S-Vi deo Cabl e -
Opti al / Coaxi al Cabl e -
User Manual 1 O
Other accessory
Power Suppl y 100 to 240 VAC, 50 Hz/ 60 Hz
Power Consumpti on Max. 25 Watts
Standby Power 10 Watts
Net i nch 351 x 60 x 226 mm(W x H xD)
Package i nch
Net Kg 1. 9Kg
Package Kg
Loadi ng Quanti ty(20/ 40f t) for Europe
Others
Sub- i tems
Power
Accessory
Physi cal Spec.
Di mensi on (W*H*D)
Wei ght
Option Product Specification
Description of Front Panel (DSB-B350S,R,Z,T)
Description of Front Panel (DSB-B350W)
Description of Rear Panel
2. Circuit Descriptions Block Diagrams
<Overall Diagram>
DESCRIPTIONThe Hynix HY57V281620HC(L/S)T is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory applicationswhich require large memory density and high bandwidth. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth.
FEATURES • Single 3.3±0.3V power supply • All device pins are compatible with LVTTL interface • JEDEC standard 400mil 54pin TSOP-II with 0.8mm
of pin pitch • All inputs and outputs referenced to positive edge of
system clock • Data mask function by UDQM or LDQM • Internal four banks operation • Auto refresh and self refresh • 4096 refresh cycles / 64ms • Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full page for Sequential Burst- 1, 2, 4 or 8 for Interleave Burst
SDRAM(16MB)
<Block diagram of Tuner >
DIGITAL DBS FRONT-END UNITSBS front-end unit for digital broadcasting features high quality of signal transmission and improved elimination ability of various kinds of rejection thanks to using Sharp’s original ICs.
Tuner(BS2S7VZ0302)
<System Diagram> <Block Diagram>
Features
- MPEG-2 MP@ML Video Decoder
- MPEG-1, MPEG-2 Audio Decoder
- Dolby Digital Decoder
- Multi-standard, Multi-stream
Transport De-multiplexing
- 32-bit ARM920T Main System CPU
- Conditional Access System Support
- OSD/Graphics Plane Display
CPU(CX24143-14A)
GENERAL DESCRIPTIONThe TDA8004AT is a complete low cost analog interfacefor asynchronous 3 or 5 V smart cards. It can be placedbetween the card and the microcontroller with very fewexternal components to perform all supply protection andcontrol functions.
FEATURES· 3 or 5 V supply for the IC (GND and VDD)· Step-up converter for VCC generation (separately powered with a 5 V ±10% supply, VDDP and PGND)· 3 specific protected half duplex bidirectional buffered I/O lines (C4, C7 and C8)
APPLICATIONS· IC card readers for banking· Electronic payment· Identification· Pay TV.
IC card interface(TDA8004A)
DescriptionThe AT49BV162A(T) is a 2.7-volt 16-megabit Flash memory organized as 1,048,576words of 16 bits each or 2,097,152 bytes of 8 bits each. The x16 data appears on I/O0- I/O15; the x8 data appears on I/O0 - I/O7. The memory is divided into 71 sectors forerase operations. The device is offered in a 48-lead TSOP and a 48-ball CBGA package.The device has CE and OE control signals to avoid any bus contention.
Features• Single Voltage Read/Write Operation: 2.65V to 3.6V• Access Time – 70 ns• Fast Word Program Time – 12 µs• Fast Sector Erase Time – 300 ms• VPP Pin for Write Protection• RESET Input for Device Initialization• Sector Lockdown Support• TSOP and CBGA Package Options• Top or Bottom Boot Block Configuration Available• 128-bit Protection Register• Minimum 100,000 Erase Cycles• Common Flash Interface (CFI)
FLASH(AT49BV162AT)
<U1 Video Decoder>
DescriptionThe HC4053 is a triple two channel multiplexer demultiplexer having three separate digital control inputs A, B and C to select independently one of a pair of channles.
VIDEO SWITCH(74HC4053)
DescriptionInterface transceiver of RS-232 standard ILX232-3.3 with one supply voltageIC ILX232-3.3 is purposed for application in high-performance information processing systems andcontrol devices of wide application.Input voltage levels are compatible with standard СMOS levels.
. Output voltage levels are compatible with input levels of K-MOS, N-MOS and TTL integrated circuits.
. Supply voltage : 3.3V
. Output current 24 mA.
. Latching current not less than 450 mA at Т = 25°С
. Tolerable value of static potential not less than 2000V
RS 232C(ILX232)
Wiring Diagram
Schematic Diagram
<Tuner & LNBP>
<CX2414X Demodulator & A/V>
<CX2414X Flash/Tuner IF>
<CX2414X SDRAM>
<CX2414X Communication I/O>
<CX2414X Power>
<Audio Interface>
<SCART, RCA, Modulator Output>
<Smart Card Interface>
<S-Video Interface>
<SMPS Interface>
<Front Interface>
3. Disassembly and Reassembly – Exploded viewDSB-B350S consists of Main Ass’y, SMPS Module Ass’y, Top Cabinet, Bottom Chassis, Front Panel Ass’y with Function-Key Ass’y.
Top Cabinet Removal
Ass’y Front-Cabinet Removal
Ass’y Front-PCB Removal
Main PCB and SMPS PCB Removal(1)
Main PCB and SMPS PCB Removal(2)
4. Troubleshooting
5. Software Upgrade