Upload
abubakar-siddiq-holm
View
60
Download
13
Tags:
Embed Size (px)
DESCRIPTION
compal schematic
Citation preview
A B C
C
D
D
E
E
1 1
2 2
3 3
4 4
LA-1441 REV0.2 Schematics DocumentuFCBGA/uFCPGA Coppermine-T orTualatin CPU
with Almador-MGchipset
ATW05
LA-1441 0.2
Cover Sheet
Custom
1 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
檔
hexa
inf@
hotm
ail.co
m
A B C
C
D
D
E
E
4 4
3 3
2 2
1 1
PAGE 15
PAGE 33
EmbeddedController
PCI BUS
CS4299
PAGE 41
SO-DIMM * 2
PSBPAGE 31
PAGE 8,9,10,11
Parallel
MAX1617MEE
PAGE 32
PAGE 4,5,6
PAGE 15
PAGE 17,18,19
625 BGA
HDD Connector
USB Port
ICS9250-38
Audio AmplifierFDD Audio Jack
LPC
PAGE 26
BATTERY
NS PC87591
PAGE12
Charger
PAGE 37
Almador-M GMCH-M
PAGE 26
POWERInterface
Mobile Tualatin orCoppermine-T Thermal Sensor
HU
B Interface
ICH3-M
VCHCONN.
CD-ROM Connector
Scan KBPAGE 32
PAGE 27
FIRPAGE 20
Memory BusPAGE 16 BANK 2,3,4,5
PAGE 5
CK TITAN
LPC47N227AC'97CODEC
(uFCBGA/uFCPGA)
PAGE 40,42,43,44
DC/DC InterfaceRTC Battery
PAGE 13,14
USB
BLOCK DIAGRAM
LVDS CONN.
421 BGA
PAGE 20
PAGE 20
PAGE 25
Super I/O
GM Bus Interface
PAGE 7
CPU VID & Allreference voltage
PAGE 35
FAN on controller &TEMP. sensing circuit
PAGE 34
BIOS & I/OPORT
ATA 66/100
PAGE 16
CRT CONN.
CardBus
PAGE 23
TIPCI1420 PAGE 24
Slot 0/1
Mini PCISocket
LAN
PAGE 21RTL8100-L
PAGE 28
LA-1441 0.2
Block Digram
Custom
2 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
檔
hexa
inf@
hotm
ail.co
m
A B C
C
D
D
E
E
1 1
2 2
3 3
4 4
PIRVoltage Rails
VINB++VCC_H_CORE+VTT
Adapter power supply (19V)AC or battery power rail for power circuit.Core voltage for CPU1.2V switched power rail for CPU AGTL Bus
External PCI DevicesDevice IDSEL# REQ#/GNT# InterruptsCardBus
Mini-PCILAN
AD20
AD18
AD17
EC SM Bus1 addressDevice
MAX1617MEE
Docking
S1 S3 S5
ON OFFON OFF
N/A N/A N/AN/AN/AN/A
Power Plane Description
OFFOFF
Date Page Description
+5V ONOFF
+3VOFF
OFF
5V power rail
OFF
ON
OFF
1.8V switched power rail
3.3V power rail
RTCVCC
OFF
ON+12VALW
ON
+5VALW
ON
ONON
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.
+3VALW
12V always on power rail
ON
ON*
5V always on power rail
ON
OFF
3.3V always on power rail ON*
ON
OFF
ON
ON
ON ON
ON
+2.5V
5V switched power rail
12V switched power rail
ON
OFF
ON*
2.5V power rail
3.3V switched power rail
RTC power
OFF
ON
OFFON
EC SM Bus2 addressDevice
Smart Battery
2
1/4
PIRQA/PIRQB
PIRQC/PIRQD
ON
EEPROM(24C16/02)
DOT Board
1001 110X b
0011 011X b
XXXX XXXXb
0001 011X b
1010 000X b
+1.8V 1.8V power rail ON ON OFFAGP 4X ON OFF OFF
+1.5V 1.5V power rail ON ON OFF+1.5VS
+1.8VS
+3VS
+5VS
+12VS
3 PIRQB
(24C04) 1011 000Xb
Smart Battery 0001 011X b
ICH3-M SM Bus addressDevice
Clock Generator ( ICS9238-50)
SDRAM Select ( 74HC4052 )
CPU Voltage VID select ( F3565 )
Address
0110 111Xb
Address Address
REV 0.2
1101 0000
1010 0000
0201 10 R229 change 225 to 2550204 31 Add R564 @2.2K on pin 3 of MicPhone Jack
42 Modify PU10 pin 11 error
REV 0.1
LA-1441 0.2
Notes & PIR
Custom
3 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
檔
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
MobileTualatin
AddressLines
RequestSignals
InterfaceError
ArbitrationSignals
VCC
SnoopSignals
VSS VCC
DataSignals
LA-1441 0.2
Mobile Tualatin Micro-FCPGA
Custom
4 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
H_D#52
H_D#43
H_D#14
H_A#27
H_A#14
H_A#11
H_D#41H_D#40H_D#39H_D#38
H_D#9
H_A#22
H_A#20
H_A#12
H_D#26H_D#25
H_D#[0..63]
H_D#63
H_D#19
H_D#15
H_D#10
H_REQ#4
H_A#23
H_A#17
H_REQ#[0..4] H_D#33
H_D#16
H_A#30
H_A#21
H_A#9
H_A#3
H_D#51H_D#50
H_D#42
H_D#32H_D#31H_D#30
H_D#12H_A#16
H_A#26
H_A#24
H_A#18
H_D#62
H_D#8
H_D#6
H_D#11
H_D#5
H_D#3
H_A#31
H_A#29
H_D#57H_D#56H_D#55H_D#54H_D#53
H_D#49H_D#48H_D#47H_D#46H_D#45H_D#44
H_D#18
H_D#29
H_D#1H_D#0
H_REQ#3
H_D#28H_D#27
H_REQ#2H_REQ#1H_REQ#0
H_A#28
H_A#15
H_A#7H_A#6
H_A#4
H_D#24H_D#23H_D#22H_D#21H_D#20
H_D#17
H_D#13
H_D#2
H_A#25
H_A#10
H_A#5
H_A#[3..31]
H_D#61H_D#60
H_D#7
H_D#4
H_A#13
H_A#8
H_D#59H_D#58
H_D#37H_D#36H_D#35H_D#34
H_A#19
+VCC_H_CORE
+1.5VS
+VCC_H_CORE
U9A
TUALATIN
K1J1G2K3J2H3G1A3J3H1D3F3G3C2B5
B11C6B9B7C8A8
A10B3
A13A9C3
C12C10
A6A15A14B13A12
R1L3T1U1L1T4
AA3
W2AB3
P3C14
AF23AF4
L2R2
AD23C22
C4A7
V3
T3U2
AA2
A16B17A17D23B19C20C16A20A22A19A23A24C18D24B24A18E23B21B23E26C24F24D25E24B25G24H24F26L24H25C26K24G26K25J24K26F25N26J26M24U26P25L26R24R26M25V25T24M26P24AA26T26U24Y25W26V26AB25T25Y24W24Y26AB24AA24V24
D22
F22
E21
H22
G21
K22
J21
M22
L21
P22
N21
T22
R21
V22
U21
Y22
W21
AB
22A
A21
AC
21D
20F2
0E
19A
B20
AA
19A
C19
D18
F18
E17
AB
18A
A17
AC
17D
16F1
6E
15A
B16
AA
15A
C15
D14
F14
E13
AB
14A
A13
AC
13D
12F1
2E
11A
B12
AA
11A
C11
D10
F10
E9
AB
10A
A9
AC
9D
8F8 E
7A
B8
AA
7A
C7
D6
F6 E5
H6
G5
K6
J5 N5
T6 V6
U5
Y6W5
AB
6A
A5
AC
5M
6P
6
E16
R4
E25
G25
J25
L25
N25
R25
U25
W25
AA
25A
C25
AF2
5A
E26
C23
F23
H23
K23
M23
P23
T23
V23
Y23
AB
23A
E23
B22
D21
F21
E22
H21
G22
K21
J22
M21
L22
P21
N22
T21
R22
V21
U22
Y21
W22
AB
21A
A22
AC
22A
E21
B20
D19
AB
19A
A20
AC
20A
E19
B18
D17
F17
E18
AB
17
A#3A#4A#5A#6A#7A#8A#9A#10A#11A#12A#13A#14A#15A#16A#17A#18A#19A#20A#21A#22A#23A#24A#25A#26A#27A#28A#29A#30A#31A#32A#33A#34A#35
REQ#0REQ#1REQ#2REQ#3REQ#4RP#ADS#
AERR#AP#0AP#1BERR#BINIT#IERR#
BNR#BPRI#NCNCNCBREQ0#
LOCK#
DEFER#HITM#HIT#
D#0D#1D#2D#3D#4D#5D#6D#7D#8D#9
D#10D#11D#12D#13D#14D#15D#16D#17D#18D#19D#20D#21D#22D#23D#24D#25D#26D#27D#28D#29D#30D#31D#32D#33D#34D#35D#36D#37D#38D#39D#40D#41D#42D#43D#44D#45D#46D#47D#48D#49D#50D#51D#52D#53D#54D#55D#56D#57D#58D#59D#60D#61D#62D#63
VC
C_0
VC
C_1
VC
C_2
VC
C_3
VC
C_4
VC
C_5
VC
C_6
VC
C_7
VC
C_8
VC
C_9
VC
C_1
0V
CC
_11
VC
C_1
2V
CC
_13
VC
C_1
4V
CC
_15
VC
C_1
6V
CC
_17
VC
C_1
8V
CC
_19
VC
C_2
0V
CC
_21
VC
C_2
2V
CC
_23
VC
C_2
4V
CC
_25
VC
C_2
6V
CC
_27
VC
C_2
8V
CC
_29
VC
C_3
0V
CC
_31
VC
C_3
2V
CC
_33
VC
C_3
4V
CC
_35
VC
C_3
6V
CC
_37
VC
C_3
8V
CC
_39
VC
C_4
0V
CC
_41
VC
C_4
2V
CC
_43
VC
C_4
4V
CC
_45
VC
C_4
6V
CC
_47
VC
C_4
8V
CC
_49
VC
C_5
0V
CC
_51
VC
C_5
2V
CC
_53
VC
C_5
4V
CC
_55
VC
C_5
6V
CC
_57
VC
C_5
8V
CC
_59
VC
C_6
1V
CC
_62
VC
C_6
3V
CC
_64
VC
C_6
5V
CC
_66
VC
C_6
7V
CC
_68
VC
C_6
9V
CC
_70
VC
C_7
1V
CC
_72
VC
C_7
3V
CC
_74
VC
C_7
5V
CC
_76
VC
C_7
7V
CC
_78
VC
C_7
9V
CC
_80
VS
S_0
VS
S_1
VS
S_2
VS
S_3
VS
S_4
VS
S_5
VS
S_6
VS
S_7
VS
S_8
VS
S_9
VS
S_1
0V
SS
_11
VS
S_1
2V
SS
_13
VS
S_1
4V
SS
_15
VS
S_1
6V
SS
_17
VS
S_1
8V
SS
_19
VS
S_2
0V
SS
_21
VS
S_2
2V
SS
_23
VS
S_2
4V
SS
_25
VS
S_2
6V
SS
_27
VS
S_2
8V
SS
_29
VS
S_3
0V
SS
_31
VS
S_3
2V
SS
_33
VS
S_3
4V
SS
_35
VS
S_3
6V
SS
_37
VS
S_3
8V
SS
_39
VS
S_4
0V
SS
_41
VS
S_4
2V
SS
_43
VS
S_4
4V
SS
_45
VS
S_4
6V
SS
_47
VS
S_4
8V
SS
_49
VS
S_5
0V
SS
_51
VS
S_5
2V
SS
_53
VS
S_5
4V
SS
_55
VS
S_5
6V
SS
_57
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
R331 1.5K1 2
R87 101 2
H_A#[3..31]<8>
H_REQ#[0..4]<8>
H_D#[0..63] <8>
H_ADS#<8>
H_BNR#<8>H_BPRI#<8>
H_LOCK#<8>
H_HIT#<8>H_HITM#<8>
H_DEFER#<8>
檔
hexa
inf@
hotm
ail.co
m
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Place H_RESET#R3<0.1" from U1
Note : GHI# Pull-Up internally
MobileTualatin
Data
Compatibility
Signals
VTT Ref
Analog
VCCT VID
TestAccessPORT( ITP )
DebugBreakPoint
APIC
RequestSignals GND
Thermal Sensor
From 87591
LA-1441 0.2
Mobile Tualatin Micro-FCPGA
Custom
5 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
H_THERMDA
H_IGNNE#
H_INTR
TESTHI2
H_THERMDC
H_A20M#
CLK_HCLK#TESTLO2
TESTHI1
ITP_TRST#
CLK_HCLK
H_NMI
TESTHI1TESTHI2
TESTLO1TESTLO2
TESTLO1
CPUVTT_PWRGD
H_THERMDCH_THERMDA
CPUVTT_PWRGD
+VCC_H_CORE+V_AGTLREF
+VTT
+VTT
+5VALW
+VS_CMOSREF
+VTT
+1.5VS
+1.5VS
+1.5VS
+1.5VS
+1.8VS
+VTT
+VTT
+5VALW
+5VALW
+1.5VS
+VTT
+3VS +3V
R3353K
12
R62150
12
R64 @01 2
U36F
74LVC14
1213
147
R53 @01 2
C702200PF
12
R99
10K
12
U9B
TUALATIN
Y3V1U3M5W1
AC3AF6AF5AD9AD3AB4AE4AF8
AD15AE14
AE6B15
Y1W3
AF14AF13
AF10AE12
AF16
AE20AF22
AD22AD21
AD7AD10
AD11AF7
AF15AF19AE22
AD5AF12
AE16
L5
AF21AB26H26A21AF9A4N1AA1
Y4R5N3N2P1P5E1F1
AC1AD1M1
AF18AD16AF11AE8N24
E2
P4
AD19AD17AF20
AE10
AE24AD25AE25AC24AF24AD26AC26AD24
AD4A5D1AD13B1P26A11
E3
D26
AA
18A
C18
AE
17B
16D
15F1
5A
B15
AA
16A
C16
AE
15B
14D
13F1
3E
14A
B13
AA
14A
C14
AE
13B
12D
11F1
1E
12A
B11
AA
12A
C12
AE
11B
10D
9F9 E
10A
B9
AA
10A
C10
AE
9B
8D
7F7 E
8A
B7
AA
8A
C8
AE
7B
6F5 H
5G
6K
5J6 N
6L6 T5 R
6V
5U
6Y5 W
6A
B5
AA
6A
C6
AE
5B
4D
4F4 H
4K
4M
3U
4W
4B
2D
2F2 H
2K
2M
2P
2T2V
2Y2A
B2
AD
2A
E1
A25
C25
E20
F19
A26
G23
J23
L23
N23
R23
U23
W23
AA
23C
21C
19A
D20
C17
AD
18C
15C
13A
D14
C11
AD
12C
9C
7A
D8
C5
AD
6A
C23
AA
4E
4G
4J4 L4 A
C4
V4
AE
3A
F2A
F1A
E18
D5
E6
AB
1A
C2
AE
2A
F3R
3
B26
M4
AF2
6
C1
AF1
7N
4
RS#0RS#1RS#2RSP#TRDY#
A20M#FERR#FLUSH#IGNNE#SMI#PWRGOODSTPCLK#DPSLP#INTR/LINT0NMI/LINT1INIT#RESET#
DRDY#DBSY#
THERMDCTHERMDA
SELFSB1SELFSB0
EDGECTRLP
RP3#RP2#
BPM0#BPM1#
TDITCK
TDOTMSTRST#PREQ#PRDY#
CMOSREF_0CMOSREF_1
RTTIMPDEP
GHI#
VREF_1VREF_2VREF_3VREF_4VREF_5VREF_6VREF_7VREF_8
TESTLOVCCPLL1PLL2
NCNCNCNC
CLK0CLK0#
TESTLO
NCNCHCTRLP
TESTHINCNC
TESTHI
NC
PICD0PICD1PICCLK
NC
DEP#0DEP#1DEP#2DEP#3DEP#4DEP#5DEP#6DEP#7
NC_1NC_2NC_3NC_4NC_5NC_6NC_7
VTTPWRGOOD
NC
VS
S_5
8V
SS
_59
VS
S_6
0V
SS
_61
VS
S_6
2V
SS
_63
VS
S_6
4V
SS
_65
VS
S_6
6V
SS
_67
VS
S_6
8V
SS
_69
VS
S_7
0V
SS
_71
VS
S_7
2V
SS
_73
VS
S_7
4V
SS
_75
VS
S_7
6V
SS
_77
VS
S_7
8V
SS
_79
VS
S_8
0V
SS
_81
VS
S_8
2V
SS
_83
VS
S_8
4V
SS
_85
VS
S_8
6V
SS
_87
VS
S_8
8V
SS
_89
VS
S_9
0V
SS
_91
VS
S_9
2V
SS
_93
VS
S_9
4V
SS
_95
VS
S_9
6V
SS
_97
VS
S_9
8V
SS
_99
VS
S_1
00V
SS
_101
VS
S_1
02V
SS
_103
VS
S_1
04V
SS
_105
VS
S_1
06V
SS
_107
VS
S_1
08V
SS
_109
VS
S_1
10V
SS
_111
VS
S_1
12V
SS
_113
VS
S_1
14V
SS
_115
VS
S_1
16V
SS
_117
VS
S_1
18V
SS
_119
VS
S_1
20V
SS
_121
VS
S_1
22V
SS
_123
VS
S_1
24V
SS
_125
VS
S_1
26V
SS
_127
VS
S_1
28V
SS
_129
VS
S_1
30V
SS
_131
VS
S_1
32V
SS
_133
VS
S_1
34V
SS
_135
VS
S_1
36V
SS
_137
VS
S_1
38V
SS
_139
VS
S_1
40V
SS
_141
VS
S_1
42
VC
CT_
1V
CC
T_2
VC
CT_
3V
CC
T_4
VC
CT_
5V
CC
T_6
VC
CT_
7V
CC
T_8
VC
CT_
9V
CC
T_10
VC
CT_
11V
CC
T_12
VC
CT_
13V
CC
T_14
VC
CT_
15V
CC
T_16
VC
CT_
17V
CC
T_18
VC
CT_
19V
CC
T_20
VC
CT_
21V
CC
T_22
VC
CT_
23V
CC
T_24
VC
CT_
25V
CC
T_26
VC
CT_
27V
CC
T_28
VC
CT_
29V
CC
T_30
VC
CT_
31V
CC
T_32
VC
CT_
33V
CC
T_34
VC
CT_
35V
CC
T_36
VC
CT_
37V
CC
T_38
VID
0V
ID1
VID
2V
ID3
VID
4
VS
SV
SS
VS
S
NC
NC
NC
Q6
2N70022
13
RP23
8P4R_1K
1 82 73 64 5
C105
.1UF
12
L30 4.7UH1 2
+
C52033UF_16V_D2
R100
10K
12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
R517 200
1 2
R482 1.5K1 2
R3361.5K
12
C39
@10PF
R3251.5K
12
R41@33_0402
1 2
R6156.2_1%
12
U8
MAX6654
12345678 9
10111213141516NC
VCCDXPDXNNCADD1GNDGND NC
ADD0ALERT
SMBDATANC
SMBCLKSTBY
NC
R280110_1%
1 2
R49
10K
12
R55150
12
R50
1K
12
R68 56.2_1%1 2
R80
1K1 2
R76 14_1%1 2
R44
200
1 2
C40
.1UF
12
H_RS#0<8>H_RS#1<8>H_RS#2<8>
H_TRDY#<8>
H_A20M#<17>
H_IGNNE#<17>H_SMI#<17>
H_STPCLK#<17>H_DPSLP#<17,43>
H_INTR<17>H_NMI<17>
H_INIT#<17>
H_DBSY#<8>H_DRDY#<8>
H_BSEL0<10,12>H_BSEL1<12>
H_PICD0<17>H_PICD1<17>
CLK_CPU_APIC<12>
PM_CPUPERF#<17,19>
CLK_HCLK <12>CLK_HCLK# <12>
CPU_VR_VID4 <7>
CPU_VR_VID1 <7>CPU_VR_VID2 <7>
CPU_VR_VID0 <7>
CPU_VR_VID3 <7>
EC_SMD2 <32,40>
H_PWRGD<17>
H_FERR#<17>
H_RESET#<8>
EC_SMC2 <32,40>
VTT_PWRGD# <12,32>VTT_PWRGD<44>
檔
hexa
inf@
hotm
ail.co
m
A B C
C
D
D
E
E
1 1
2 2
3 3
4 4
Layout note :
Place .47uF caps underneath balls on solder side.
Use 2~3 vias per PAD.Place 10uF caps on the peripheral near balls.
Place close to CPU, Use 2~3 vias per PAD.
Place close to CPU, Use 2 vias per PAD.
Layout note :
LA-1441 0.2
Almador-M GMCH
Custom
6 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
+VCC_H_CORE
+VCC_H_CORE
+VCC_H_CORE
+VCC_H_CORE
+VCC_H_CORE
+VCC_H_CORE
+VTT
+VTT
C41
1UF_10V_0603
12
C420.47UF
12
C44910UF_10V_1206
12
C43
1UF_10V_0603
12
C408.47UF
12
C44810UF_10V_1206
12
C431.47UF
12
C37
1UF_10V_0603
12
C44710UF_10V_1206
12
C388.47UF
12
+ C45220UF_4V_D2
12
C389.47UF
12
C44610UF_10V_1206
12
C391.47UF
12
C791UF_10V_0603
12
C44510UF_10V_1206
12
C392.47UF
12
C67
1UF_10V_0603
12
C11710UF_10V_1206
12
C393.47UF
12
C48
1UF_10V_0603
12
C394.47UF
12
C3010UF_10V_1206
12
C32
1UF_10V_0603
12
C395.47UF
12
C3810UF_10V_1206
12
C396.47UF
12
C72
1UF_10V_0603
12
C3310UF_10V_1206
12
C397.47UF
12
C59
1UF_10V_0603
12
+ C536150UF_6.3V_D2
12
C398.47UF
12
C390.47UF
12
+ C537150UF_6.3V_D2
12
C34
1UF_10V_0603
12
C412.47UF
12
+ C538150UF_6.3V_D2
12
+ C519150UF_6.3V_D2
12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
+ C549150UF_6.3V_D2
12
C434.47UF
12
+ C297150UF_6.3V_D2
12
C425.47UF
12
+ C308150UF_6.3V_D2
12
C411.47UF
12
+ C313150UF_6.3V_D2
12
C433.47UF
12
C424.47UF
12
+ C310150UF_6.3V_D2
12
C421.47UF
12
+ C314150UF_6.3V_D2
12
C525.47UF
12
+ C309150UF_6.3V_D2
12
C432.47UF
12
+ C513220UF_4V_D2
12
C409.47UF
12
C45010UF_10V_1206
12
檔
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Default for Resistors Shouldbe +VCC_CPU = 0.7V, forDeeper Sleep Only.
HUB Interface Reference
GTL Reference Voltage
CMOS Reference Voltage
HUB Interface VSwing Voltage
1. Place R303 and R322 between and GMCH and CPU.2. Place decoupling caps near CPU.(Within 500mils)
Layout note :
1. Place R288 and R291 between and GMCH and CPU.2. Place decoupling caps near CPU.
Layout note :
Place capacitor close to GMCH.
System Memory Reference
1. Place R308 and R296 in middle of Bus.2. Place capacitors near GMCH.
Layout note :
1. Place R93 and R94 in middle of Bus.
Place Reference Circuit near GMCH
1. Place R275 and R274 near GMCH.
CPU Voltege ID
PM_GMUXSEL = 1 : for Performance mode0 : for CPU default power
249.9_1%
PM_DPRSLPVR = 1: for Deeper Sleep mode0 : for Performance mode
Address 0110 111X
D4 D3 D2 D1 D0 CPU_Core(V) QS( MP)--------------------------------------------------------0 0 1 1 1 1.40V (Performance)0 1 1 0 0 1.15V (Battery)1 0 1 0 1 0.85V (Deeper Sleep)
Tualatin
From Tualatin CPU
SpeedStep function Note for SMT
Support SpeedStep :Stuffed : U17, U49, R460, R461Not Stuffed : RP30, R321
Without Support SpeedStep :Stuffed : RP30, R321Not Stuffed : U17, U49, R460, R461
1
A/B#
Deeper sleep
BatteryMUX_SEL
FromNon-volatileregister(SOPRA)
1
FromNon-volatileregister(SOPRB)
1
1
MUX_outputs Mode
0
0
X
Override#
1Performance
MUX_inputs
0
LA-1441 0.2
CPU VID & All Reference Voltage
Custom
7 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
CPU_VID3CPU_VID2CPU_VID1CPU_VID0
CPU_VID4
MUX_SEL
+3V
+V_SMREF
+1.8VS
+VS_HUBREF
+1.8VS
+VS_HUBVSWING
+1.8VS
+VS_RIMMREF
+VTT
+V_AGTLREF
+1.5VS
+1.5VS
+VS_CMOSREF
+VAGP_BRDREF
+3VS
+3V
+3V
+3V
R3761K_1%
12
R461 01 2
C213
.1UF
1 2
R3701K_1%
12
R2881K_1%
12
R37382.5_1%
12
C439.1UF
12
R36582.5_1%
12
R2912K_1%
12
R2742K_1%
12
C440.1UF
12
R275576_1%
12
R3031K_1%
12
R3222K_1%
12
C647
.1UF
1 2
C514.1UF
12
C35.1UF
12
C27.1UF
12
C453.1UF
12
C71.1UF
12
C555470PF1 2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
R302249_1%
12
U49NC7SZ02
1
2
35
4
C578470PF1 2
R173@10K
1 2
C467.1UF
12
U17
FM3565
123456789
10
20191817161514131211
SCLSDAOverride#I_0I_1I_2I_3I_4A/B#GND
VCCASEL
WPNC
MUX_SELY_0Y_1Y_2Y_3Y_4
R321@10K
12
R29749.9_1%
12
RP30@8P4R_10K
18
27
36
45
R296301_1%
12
R172
@100K
12
R308301_1%
12
R460 01 2
R94301_1%
12
R93301_1%
12
C97.1UF
12
PM_DPRSLPVR<17,43>
PM_GMUXSEL<17,43>
CPU_VR_VID4<5>
CPU_VR_VID0<5>
CPU_VR_VID2<5>
SMB_CLK<12,14,17>SMB_DATA<12,14,17>
CPU_VID4 <43>
CPU_VR_VID3<5>
CPU_VID3 <43>
CPU_VR_VID1<5>
CPU_VID2 <43>CPU_VID1 <43>CPU_VID0 <43>
檔
A B C
C
D
D
E
E
1 1
2 2
3 3
4 4
Almador-M GMCH
HostInterface
HostInterface
VSS
10 mils wide,length <=500 mils.
Close to Ball R6.
A3
Closely to C.G
LA-1441 0.2
Almador-M GMCH
Custom
8 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
H_A#3H_A#4H_A#5H_A#6H_A#7H_A#8H_A#9H_A#10H_A#11H_A#12H_A#13H_A#14H_A#15H_A#16H_A#17H_A#18H_A#19H_A#20H_A#21H_A#22H_A#23H_A#24H_A#25H_A#26H_A#27H_A#28H_A#29H_A#30H_A#31
H_A#[3..31]
H_D#3
H_D#40
H_D#23
H_D#31
H_D#6
H_D#38
H_D#34
H_D#4
H_D#19
H_D#14
H_D#28
H_D#24
H_D#17
H_D#[0..63]
H_D#8
H_D#25
H_D#29
H_D#21
H_D#10
H_D#22
H_D#12
H_D#26
H_D#36
H_D#16
H_D#13
H_D#15
H_D#37
H_D#1
H_D#9
H_D#0
H_D#35
H_D#20
H_D#7
H_D#41
H_D#11
H_D#2
H_D#30
H_D#27
H_D#18
H_D#5
H_D#33H_D#32
H_D#39
H_D#42H_D#43H_D#44H_D#45H_D#46H_D#47H_D#48H_D#49H_D#50H_D#51H_D#52H_D#53H_D#54H_D#55H_D#56H_D#57H_D#58H_D#59H_D#60H_D#61H_D#62H_D#63
HU
B_P
D0
HU
B_P
D1
HU
B_P
D2
HU
B_P
D3
HU
B_P
D4
HU
B_P
D5
HU
B_P
D7
HU
B_P
D6
HU
B_P
D8
HU
B_P
D9
HU
B_P
D10
H_RS#2
H_RS#0
H_REQ#0
H_REQ#[0..4]
H_REQ#4H_REQ#3H_REQ#2H_REQ#1
H_RS#1
H_RS#[0..2]
+VS_HUBREF
+VAGP_CRDREF
+V_AGTLREF
C476.01UF
12
R26047
1 2
R92 27.4_1%1 2R83 54.9_1%1 2
R78 54.9_1%12
C469.1UF
12
R91 80.6_1%1 2
C471.1UF
12
R246 54.9_1%12
R290 @01 2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
C381@10PF
R276@33_0402
12
R242@33_0402
12
C322
@10PF
C373.01UF
R158240K
12
C470.1UF
12
U7A
ALMADOR-M
U4P1
W6U2U6R1N3
W5V4P3R3U1V6
W4T3P2V3R2T1
W3U3Y4
AA3W1V1Y1Y6
AD3AB4AB5
V2Y3Y2
AA4AA1AA6AB1AC4AA2AB3AD2AD1AC2AB6AC6AC1AF3AD4AD6AC3AH3AE5AE3AG2AF4AF2AJ3AE4AG1AE1AG4AH4AG3AF1
H2E3G3N4M6F1F2J3F3P6G1N5H1P4T4M2J2L2R4K1L3L1J1N1T5H3M3M1K3
R6C1E1L4G5J4F4D3D1J6G4
K6M4K5K4L6
H6H4G6
AJ4AH5
AC19AG26AD24
G26
H28
H29
H27
F29
F27
E29
E28
G25
G27
H26
G29
H24
F28
AC
22F6 J2
3J2
5K
24A
B24
AA
7J7 C
2
AB
23A
C23
M12
M13
M17
M18
N12
N13
N14
N15
N16
N17
N18
P13
P14
P15
P16
P17
R13
R14
R15
R16
R17
T13
T14
T15
T16
T17
U12
U13
U14
U15
U16
U17
U18
V12
V13
V17
V18
AJ5
D2
AC
5Y5 U
5P
5L5 H
5A
H2
AE
2A
B2
W2
T2 N2
K2
G2
AC
7
AH
19A
H20
AF5
G28
H25
AC
26A
D22
AE
28
AH
24A
F25
AF2
7
AH
26
G8
AD
7
H_D#0H_D#1H_D#2H_D#3H_D#4H_D#5H_D#6H_D#7H_D#8H_D#9H_D#10H_D#11H_D#12H_D#13H_D#14H_D#15H_D#16H_D#17H_D#18H_D#19H_D#20H_D#21H_D#22H_D#23H_D#24H_D#25H_D#26H_D#27H_D#28H_D#29H_D#30H_D#31H_D#32H_D#33H_D#34H_D#35H_D#36H_D#37H_D#38H_D#39H_D#40H_D#41H_D#42H_D#43H_D#44H_D#45H_D#46H_D#47H_D#48H_D#49H_D#50H_D#51H_D#52H_D#53H_D#54H_D#55H_D#56H_D#57H_D#58H_D#59H_D#60H_D#61H_D#62H_D#63
H_A#3H_A#4H_A#5H_A#6H_A#7H_A#8H_A#9
H_A#10H_A#11H_A#12H_A#13H_A#14H_A#15H_A#16H_A#17H_A#18H_A#19H_A#20H_A#21H_A#22H_A#23H_A#24H_A#25H_A#26H_A#27H_A#28H_A#29H_A#30H_A#31
H_CPURST#H_ADS#H_BNR#H_BPRI#
H_DBSY#H_DEFER#
H_DRDY#H_HIT#
H_HITM#H_LOCK#H_TRDY#
H_REQ#0H_REQ#1H_REQ#2H_REQ#3H_REQ#4
H_RS#0H_RS#1H_RS#2
CLK_HTCLK_HT#
CLK_DREFCLK_GBIN
CLK_GBOUT
HU
B_P
D0
HU
B_P
D1
HU
B_P
D2
HU
B_P
D3
HU
B_P
D4
HU
B_P
D5
HU
B_P
D6
HU
B_P
D7
HU
B_P
D8
HU
B_P
D9
HU
B_P
D10
HU
B_P
STR
B
HU
B_R
EF
HU
B_P
STR
B#
DV
O_R
CO
MP
SM
_RC
OM
PH
UB
_RC
OM
PA
GP
_RE
FA
GP
_RC
OM
P/D
VO
BC
_RC
OM
PR
ES
ET#
H_G
TLR
EF1
H_G
TLR
EF0
H_G
TLR
CO
MP
VS
SV
SS
VS
S0
VS
S1
VS
S2
VS
S3
VS
S4
VS
S5
VS
S6
VS
S7
VS
S8
VS
S9
VS
S10
VS
S11
VS
S12
VS
S13
VS
S14
VS
S15
VS
S16
VS
S17
VS
S18
VS
S19
VS
S20
VS
S21
VS
S22
VS
S23
VS
S24
VS
S25
VS
S26
VS
S27
VS
S28
VS
S29
VS
S30
VS
S31
VS
S32
VS
S33
VS
S34
VS
S35
VS
S36
VS
S_H
0V
SS
_H1
VS
S_H
2V
SS
_H3
VS
S_H
4V
SS
_H5
VS
S_H
6V
SS
_H7
VS
S_H
8V
SS
_H9
VS
S_H
10V
SS
_H11
VS
S_H
12V
SS
_H13
VS
S_H
14V
SS
_H15
VS
S_H
16
VS
SP
CM
OS
_LM
0V
SS
PC
MO
S_L
M1
VS
SP
CM
OS
_LM
2
VS
SP
_HU
B0
VS
SP
_HU
B1
VS
SP
_IO
0V
SS
P_I
O1
VS
SP
_IO
2
VS
SP
_DV
O0
VS
SP
_DV
O1
VS
SP
_DV
O2
VS
SA
_DA
C
VS
SA
_CP
LLV
SS
A_H
PLL
H_A#[3..31] <4>H_D#[0..63]<4>
H_REQ#[0..4] <4>
H_RESET# <5>H_ADS# <4>H_BNR# <4>H_BPRI# <4>H_DBSY# <5>H_DEFER# <4>H_DRDY# <5>H_HIT# <4>H_HITM# <4>H_LOCK# <4>H_TRDY# <5>
HUB_PD[0..10]<17>HUB_PSTRB<17>
HUB_PSTRB#<17>
H_RS#[0..2] <5>
CLK_GHT# <12>
CLK_DREF <12>CLK_GBIN <12>CLK_GBOUT <12>
PCIRST# <15,17,19,20,21,22,23,24,25,28,29,34>
H_RESETX#
CLK_GHT <12>
檔
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Layout note :Line length 0.15 inches +- 50mils
Almador-M GMCH
SDRAMSystemMemory
SDRAMSystemMemory
VSS
VSS Power
Layout note :near pin C24
Close to Ball E5 and F24
Layout note :1.Placement TP6 for Almador-M A2 stepping die.2.The 0.1uF capacitor and connection to +3Vmust be implanted for Almador-M A3 steppingdie.
XOR layout note:F20,E20,F12,E11 addtestpoint forfactory
SM_OCLK
A3
**
Layout note :Place resistors & capacitors near GMCH
LA-1441 0.2
Almador-M GMCH
Custom
9 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
SM_DQM0SM_DQM1SM_DQM2SM_DQM3SM_DQM4SM_DQM5SM_DQM6SM_DQM7
SM_CS#0
SM_CS#2
SM_D_CLK0
SM_CKE0
SM_CKE2SM_CKE3
SM_D_MA3
SM_D_MA8
SM_D_MA4
SM_D_MA10SM_D_MA9
SM_D_MA5
SM_D_MA12
SM_D_MA1
SM_D_MA[0..12]
SM_D_MA0
SM_D_MA11
SM_D_MA2
SM_D_MA6SM_D_MA7
SM_CS#3
SM_RCLK
SM_D_CLK3
SM_CS#1
SM_D_CLK2SM_D_CLK1
SM_CKE1
SM_DQ13
SM_DQ24
SM_DQ40
SM_DQ29
SM_DQ57
SM_DQ0
SM_DQ3
SM_DQ53
SM_DQ32
SM_DQ60
SM_DQ55
SM_DQ28
SM_DQ52
SM_DQ15
SM_DQ39
SM_DQ8
SM_DQ46
SM_DQ49
SM_DQ38
SM_DQ33
SM_DQ26
SM_DQ9
SM_DQ1
SM_DQ25
SM_DQ61
SM_DQ63
SM_DQ51
SM_DQ11
SM_DQ36
SM_DQ58
SM_DQ48
SM_DQ16
SM_DQ41
SM_DQ21SM_DQ20
SM_DQ42
SM_DQ31
SM_DQ7
SM_DQ45
SM_DQ37
SM_DQ18
SM_DQ12
SM_DQ27
SM_DQ54
SM_DQ2
SM_DQ59
SM_DQ23
SM_DQ19
SM_DQ5
SM_DQ10
SM_DQ6
SM_DQ30
SM_DQ62
SM_DQ35
SM_DQ44
SM_DQ14
SM_DQ47
SM_DQ34
SM_DQ43
SM_DQ50
SM_DQ56
SM_DQ17
SM_DQ22
SM_DQ4
SM_DQ[0..63]
VSSA_DPLL0
VSSA_DPLL1
SM_D_CLK2SM_D_CLK3
SM_D_CLK1SM_D_CLK0
+VTT
+V_SMREF
+3V
+3V
+3V
R312 101 2R311 101 2R316 101 2
C494
.1UF
12
C506@33PF
12
C452 .1UF1 2
C493
.1UF
12
C512 .1UF1 2
R319 101 2
R318 101 2
R310 101 2
R317 101 2
U7B
ALMADOR-M
D29C29D27C27A27B26E24C25E23B25C23F22B23C22E21B22C12D10C11A10C10
C8A7E9C7E8A5F8C5D6B4C4
E27C28B28E26C26D25A26D24F23A25G22D22A23F21D21A22F11A11B11F10B10
B8D9B7F9A6C6D7B5E6A4D4
A20B20B19C19A18A19C17C18B17A17A16C15C14
F20E20F12E11C21F19E12A12
B16C16
F18D18D13D12E18F17F14F13
E17F16D16D15E15E14
A15B2B14A3A14C3
A13C9C13A9B13A8
C20
D19
A21
A24
C24
E5
F24
AD
8A
D9
AD
10A
J21
AE
8A
E9
AE
10A
E11
AE
12A
E13
AE
17A
E19
AH
21A
F8A
F9A
F10
AF1
1A
F12
AF1
3A
F14
AF1
5A
F16
AF1
7A
F18
AF1
9A
F20
AG
7A
G15
AG
16A
G21
AH
6A
H8
AH
9A
H11
AH
12A
H14
AH
17A
H18
B3
B6
B9
B12
B15
B18
B21
B24
B27
E7
E10
E13
E16
E19
E22
E25
G9
G21
E4
D28
K28
N28
T28
W28
AB
28L2
5P
25U
25Y2
5
AE
20G
24
H7
H23
K7
K23
L7 N6
T6 W7
Y7 AB
7M
24P
24T2
4V
24Y2
3M
14M
15M
16P
12R
12T1
2P
18R
18T1
8
SM_DQ0SM_DQ1SM_DQ2SM_DQ3SM_DQ4SM_DQ5SM_DQ6SM_DQ7SM_DQ8SM_DQ9SM_DQ10SM_DQ11SM_DQ12SM_DQ13SM_DQ14SM_DQ15SM_DQ16SM_DQ17SM_DQ18SM_DQ19SM_DQ20SM_DQ21SM_DQ22SM_DQ23SM_DQ24SM_DQ25SM_DQ26SM_DQ27SM_DQ28SM_DQ29SM_DQ30SM_DQ31SM_DQ32SM_DQ33SM_DQ34SM_DQ35SM_DQ36SM_DQ37SM_DQ38SM_DQ39SM_DQ40SM_DQ41SM_DQ42SM_DQ43SM_DQ44SM_DQ45SM_DQ46SM_DQ47SM_DQ48SM_DQ49SM_DQ50SM_DQ51SM_DQ52SM_DQ53SM_DQ54SM_DQ55SM_DQ56SM_DQ57SM_DQ58SM_DQ59SM_DQ60SM_DQ61SM_DQ62SM_DQ63
SM_MA0SM_MA1SM_MA2SM_MA3SM_MA4SM_MA5SM_MA6SM_MA7SM_MA8SM_MA9
SM_MA10SM_MA11SM_MA12
NCNCNCNC
VSSVSS
VCC_SMVCC_SM
SM_BA0SM_BA1
SM_DQM0SM_DQM1SM_DQM2SM_DQM3SM_DQM4SM_DQM5SM_DQM6SM_DQM7
SM_CS#0SM_CS#1SM_CS#2SM_CS#3
VCCQ_SMVSS
SM_CLK0SM_CLK1SM_CLK2SM_CLK3
VSSVSS
SM_CKE0SM_CKE1SM_CKE2SM_CKE3
VSSVCC_SM
SM
_RA
S#
SM
_CA
S#
SM
_WE
#
SM
_OC
LKS
M_R
CLK
SM
_VR
EF0
SM
_VR
EF1
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
S_L
MV
SS
_LM
VS
SP
_SM
0V
SS
P_S
M1
VS
SP
_SM
2V
SS
P_S
M3
VS
SP
_SM
4V
SS
P_S
M5
VS
SP
_SM
6V
SS
P_S
M7
VS
SP
_SM
8V
SS
P_S
M9
VS
SP
_SM
10V
SS
P_S
M11
VS
SP
_SM
12V
SS
P_S
M13
VS
SP
_SM
14V
SS
P_S
M15
VS
SP
_SM
16V
SS
P_S
M17
VS
SP
_SM
18V
SS
P_S
M19
VS
SP
_AG
P0
VS
SP
_AG
P1
VS
SP
_AG
P2
VS
SP
_AG
P3
VS
SP
_AG
P4
VS
SP
_AG
P5
VS
SP
_AG
P6
VS
SP
_AG
P7
VS
SP
_AG
P8
VS
SA
_DP
LL0
VS
SA
_DP
LL1
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
R315 101 2
C507 @22PF
1 2
C516@33PF
12
C517@33PF
12
R313 101 2
C515@33PF
12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
R254 01 2R306 01 2
SM_D_MA[0..12] <13>
SM_BA1 <14>SM_BA0 <14>
SM_DQM[0..7] <14>
SM_CS#0 <14>
SM_CS#2 <14>SM_CS#3 <14>
SM_CKE0 <14>
SM_CKE2 <14>SM_CKE3 <14>
SM_RAS# <14>SM_CAS# <14>SM_WE# <14>
SM_CS#1 <14>
SM_CKE1 <14>
SM_DQ[0..63] <14>
VSSA_DPLL0 <10>VSSA_DPLL1 <10>
SMD_CLK1 <14>SMD_CLK0 <14>
SMD_CLK2 <14>SMD_CLK3 <14>
檔
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Almador-M GMCH
Place close to AE16, AE15 of GMCH
Layout note :
AGPInterface
Local Memory Interface
Local Memory Interface
InterfaceDisplay
PowerInterface
(DVOB/DVOC & ZV port)
(DVOA port)
AGP_PAR : Strapping option for SW detection ofAGP or DVO device.0 -> DVO B/C device1 -> AGP device
DVOA_D1 IOQD=2 IOQD=8
Strap Name Low High
DVOA_D6 Dual Ended Term Single Ended Term
DVOA_D5 Desktop Mobile
DVOA_D0 Reserved 133MHz
A3
****
*
**
*
*
XOR layout note: AE24,AJ25add testpoint for factory
R551,R552: No stuff in AGP mode, Stuff in VCH mode
LA-1441 0.2
Almador-M GMCH
Custom
10 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
AGP_SBSTB
AGP_ADSTB0AGP_ADSTB#0AGP_ADSTB1AGP_ADSTB#1
AGP_SBSTB#AGP_FRAME#AGP_IRDY#AGP_TRDY#AGP_STOP#AGP_DEVSEL#
AGP_PAR
AGP_REQ#AGP_GNT#
DVOA_CLKIN
DVOA_INTR#
DVOA_INTR#DVOA_FIELD
DVOA_D6DVOA_D5
DVOA_D0
DVOA_D0DVOA_D1
DVOA_D4DVOA_D5DVOA_D6
DVOA_FIELD
AGP_CBE#[0..3]
AGP_PAR
AGP_AD13
AGP_AD11AGP_AD12
AGP_AD2AGP_AD1
AGP_AD[0..31]
AGP_ST[0..2]
AGP_SBA[0..7]
AGP_AD5AGP_AD4
AGP_AD27
AGP_AD10
AGP_AD7AGP_AD8
AGP_AD6
AGP_AD28
AGP_AD9
AGP_AD26
AG
P_S
T2
AG
P_S
T0
AGP_SBA7
AG
P_S
T1
AGP_SBA1
AGP_SBA3
AGP_SBA6
AGP_SBA4
AGP_SBA2
AGP_SBA5
AGP_CBE#2
AGP_CBE#0
AGP_CBE#3
AGP_CBE#1
AGP_PIPE#
AGP_AD24
AGP_AD20AGP_AD21
AGP_AD23
AGP_AD19
AGP_AD25
AGP_AD22
AGP_AD15
AGP_AD18
AGP_AD16AGP_AD17
AGP_AD14
AGP_RBF#
AGP_AD30AGP_AD29
AGP_AD31
AGP_SBA0
AGP_WBF#
AGP_AD0
AGP_AD3
AGP_BUSY#
DVOA_CLKIN
IO_DDC1DATAIO_DDC1CLK
+VTT
+VTT
+1.8VS
+VTT
+VS_RIMMREF
+1.8VS
+3V
+1.5VS
+3V
+1.5VS
+1.8VS+VTT
+3V+1.8VS
+1.5VS
+1.5VS
+1.5VS
+3VS
+3VS
+3VS
+3VS
C383
.01UF
12
C384
.1UF
12
R259 100K1 2
R256 10K1 2
R255 100K1 2
R269 @2.2K1 2R226 2.2K1 2
C283
@.1UF
12
C282
@.1UF
12
R240 @2.2K1 2
R252 10K1 2
R262 10K1 2
R229 255_1%1 2
R261 10K1 2R263 10K1 2
R251 10K1 2
L3 0_08051 2
C286@220UF_4V_D2
C285@220UF_4V_D2
R250 10K1 2
L4 0_08051 2
1 2U7C
ALMADOR-M
AA29AA24AA25
Y24Y27Y26
W24Y28
AB
26A
B29
AB
25
AC
28A
C29
AB
27
L29L28U29U28
AA27AA28
R29P26P27N25R28
AC27AD29
P28
L27P29R27T25
J29J28K26K25L26J27K29K27M29M28L24M27N29M25N26N27R25R24T29T27T26U27V27V28U26V29
W29V25
W26W25W27Y29
AD21AD20
AJ27AD27AE27AH28AG29AF29
AE29
AH27AG28AF28AD28
AF23AF22AD25AC25AG24AJ24
AJ22AH22AG22AJ23AH23AG23AE23AE24AJ25AH25AG25AJ26
AD26AE26AE21AE22
AG17AJ17AG18AJ18AG19AJ19AG20AJ20
AJ11AH10AJ10AG10AJ9AG9AJ8AG8
AH
7A
F7A
J7
AG
11A
J12
AG
12A
H13
AG
13A
J13
AG
14A
J14
AJ6
AG
6
AD
14A
E14
AC24
AH
15A
J15
AJ1
6A
H16
V14
V15
V16
AE
16A
E15
AD
15A
D16
AE
25A
D23
J24
F26
N24
W23
J26
M26
R26
V26
AA
26L2
3A
A23
U24
AE
6G
7
G10
G20
AF6
AE
7A
C9
AC
8
AF2
6A
G27
F5 J5 M5
R5
V5
AA
5A
D5
AG
5E
2
D5
D8
D11
D14
D17
D20
D23
D26
F7 F15
G11
G19
G23
AC
10A
C11
AD
11A
D12
AD
13A
E18
AD
17A
D18
AD
19
AC
20F2
5
AC
21A
F21
AF2
4
AGP_SBA0/ZV_D8AGP_SBA1/ZV_D7AGP_SBA2/ZV_D6AGP_SBA3/ZV_D5AGP_SBA4/ZV_D2AGP_SBA5/ZV_D1AGP_SBA6/ZV_D0AGP_SBA7/ZV_HREF
AG
P_P
IPE
#/ZV
_D10
AG
P_W
BF#
/ZV
_D9
AG
P_R
BF#
/ZV
_D11
AG
P_S
T0/Z
V_D
14A
GP
_ST1
/ZV
_D13
AG
P_S
T2/Z
V_D
12
AGP_ADSTB0/DVOB_CLKAGP_ADSTB#0/DVOB_CLK#AGP_ADSTB1/DVOC_CLKAGP_ADSTB#1/DVOC_CLK#AGP_SBSTB/ZV_D4AGP_SBSTB#/ZV_D3AGP_FRAME#/M_DDC1_DATAAGP_IRDY#/M_I2C_CLKAGP_TRDY#/M_DDC1_CLKAGP_STOP#/M_DDC2_DATAAGP_DEVSEL#/M_I2C_DATAAGP_REQ#/ZV_CLKAGP_GNT#/ZV_D15AGP_PAR/DVO_DETECT
AGP_CBE#0/DVOB_D7AGP_CBE#1/DVOB_BLANK#AGP_CBE#2/ZV_VSYNCAGP_CBE#3/DVOC_D5
AGP_AD0/DVOB_HSYNCAGP_AD1/DVOB_VSYNCAGP_AD2/DVOB_D1AGP_AD3/DVOB_D0AGP_AD4/DVOB_D3AGP_AD5/DVOB_D2AGP_AD6/DVOB_D5AGP_AD7/DVOB_D4AGP_AD8/DVOB_D6AGP_AD9/DVOB_D9AGP_AD10/DVOB_D8AGP_AD11/DVOB_D11AGP_AD12/DVOB_D10AGP_AD13/DVOBC_CLKINT#AGP_AD14/DVOB_FLD/STLAGP_AD15/M_DDC2_CLKAGP_AD16/DVOC_VSYNCAGP_AD17/DVOC_HSYNCAGP_AD18/DVOC_BLANK#AGP_AD19/DVOC_D0AGP_AD20/DVOC_D1AGP_AD21/DVOC_D2AGP_AD22/DVOC_D3AGP_AD23/DVOC_D4AGP_AD24/DVOC_D7AGP_AD25/DVOC_D6AGP_AD26/DVOC_D9AGP_AD27/DVOC_D8AGP_AD28/DVOC_D11AGP_AD29/DVOC_D10AGP_AD30/DVOBC_INTR#/DPMS_CLKAGP_AD31/DVOC_FLD/STL
DVO_BLANK#DVO_CLKIN
DAC_REFSETIO_DDC1DATA
IO_DDC1CLKDAC_BLUE
DAC_GREENDAC_RED
DAC_VSYNC
DAC_BLUE#DAC_GREEN#
DAC_RED#DAC_HSYNC
DVO_VSYNCDVO_HSYNC
IO_I2CCLKIO_I2CDATADVO_CLK#
DVO_CLK
DVO_D0DVO_D1DVO_D2DVO_D3DVO_D4DVO_D5DVO_D6DVO_D7DVO_D8DVO_D9
DVO_D10DVO_D11
IO_DDC2DATAIO_DDC2CLK
DVO_INTR#DVO_FIELD
LM_DQA0LM_DQA1LM_DQA2LM_DQA3LM_DQA4LM_DQA5LM_DQA6LM_DQA7
LM_DQB0LM_DQB1LM_DQB2LM_DQB3LM_DQB4LM_DQB5LM_DQB6LM_DQB7
LM_C
MD
LM_S
CK
LM_S
IO
LM_R
Q0
LM_R
Q1
LM_R
Q2
LM_R
Q3
LM_R
Q4
LM_R
Q5
LM_R
Q6
LM_R
Q7
LM_R
CLK
LM_G
CLK
LM_R
AM
RE
F0LM
_RA
MR
EF1
AGP_BUSY#
LM_C
TMLM
_CTM
#
LM_C
FMLM
_CFM
#
VD
D_L
MV
DD
_LM
VD
D_L
MV
DD
_LM
VD
D_L
MV
DD
_LM
VD
D_L
M
VC
CP
_IO
VC
CP
_IO
VC
CP
_HU
BV
CC
P_H
UB
VC
CQ
_AG
PV
CC
Q_A
GP
VC
CP
_AG
PV
CC
P_A
GP
VC
CP
_AG
PV
CC
P_A
GP
VC
CP
_AG
PV
CC
P_A
GP
VC
CP
_AG
PV
CC
P_A
GP
VC
CA
_HP
LLV
CC
A_C
PLL
VC
CQ
_SM
VC
CQ
_SM
VC
CP
CM
OS
_LM
VC
CP
CM
OS
_LM
VC
CP
CM
OS
_LM
VC
CP
CM
OS
_LM
VC
CA
_DA
CV
CC
A_D
AC
VC
C_H
VC
C_H
VC
C_H
VC
C_H
VC
C_H
VC
C_H
VC
C_H
VC
C_H
VC
C_H
VC
CP
_SM
VC
CP
_SM
VC
CP
_SM
VC
CP
_SM
VC
CP
_SM
VC
CP
_SM
VC
CP
_SM
VC
CP
_SM
VC
CQ
_SM
VC
CQ
_SM
VC
CP
_SM
VC
CQ
_SM
VC
CP
_SM
VC
C_L
MV
CC
_LM
VC
C_L
MV
CC
_LM
VC
C_L
MV
CC
_LM
VC
C_L
MV
CC
_LM
VC
C_L
M
VC
CA
_DP
LL0
VC
CA
_DP
LL1
VC
CP
_DV
OV
CC
P_D
VO
VC
CP
_DV
O
R551 01 2R552 01 2
C41368PF
12
C330 .1UF12
C483 .1UF12
R277
0_08051 2
R301 01 2
R299 01 2
R257
@10K
1 2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
C35468PF
12
C328.1UF
12
R239 10K1 2
C340.1UF
12
R234 10K1 2R279
330
1 2R272
@8.2K
1 2
AGP_BUSY# <15,17>
AGP_SBA[0..7]<15>
AGP_CBE#[0..3]<15>
AGP_ADSTB#0<15>AGP_ADSTB1<15>
AGP_ADSTB#1<15>AGP_SBSTB<15>
AGP_SBSTB#<15>
AGP_ADSTB0<15>
AGP_ST[0..2]<15>
AGP_PIPE#<15>AGP_WBF#<15>AGP_RBF#<15>
AGP_GNT#<15>
AGP_FRAME#<15>AGP_IRDY#<15>
AGP_TRDY#<15>AGP_STOP#<15>
AGP_DEVSEL#<15>
AGP_PAR<15>
AGP_REQ#<15>
AGP_AD[0..31]<15>
H_BSEL0 <5,12>
VSSA_DPLL0 <9>VSSA_DPLL1 <9>
DAC_BLUE <16>
DAC_VSYNC <16>DAC_HSYNC <16>
DAC_GREEN# <16>DAC_BLUE# <16>DAC_RED <16>DAC_GREEN <16>
DAC_RED# <16>
AGP_DDCDATA <15,16>AGP_DDCCLK <15,16>
TV_OUT_DDC2CLK <15>TV_OUT_DDC2DATA <15>
VCH_I2CCLK <15>VCH_I2CDATA <15>
檔
A B C
C
D
D
E
E
1 1
2 2
3 3
4 4
Layout note :Distribute as close as possible to GMCH Processor Quadrant .
Layout note :Distribute as close as possible to VCCPCMOS_LM .
Layout note :Distribute as close as possible to GMCH Local Memory Quadrant .
Distribute as close as possible to GMCH AGP/DVO Quadrant .
Layout note :
Distribute as close as possible to GMCH System Memory Quadrant .
Layout note :
Layout note :Distribute as close as possible to IO Quadrant .
LA-1441 0.2
GMCH-M Decoupling
Custom
11 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
+VTT
+VTT
+VTT
+VTT
+VTT
+VTT
+VTT
+3V
+3V
+1.5VS
+1.8VS
+1.8VS
C399.1UF
12
C456.1UF
12
C436.1UF
12
C78.1UF
12
C405.1UF
12
C81.1UF
12
C404.1UF
12
C423.1UF
12
C402.1UF
12
C386.1UF
12
C414.1UF
12
C403.1UF
12
C417.1UF
12
C372.1UF
12
+ C127220UF_4V_D2
12
C74.1UF
12
C360
.1UF
12
C468.1UF
12
+ C301
22UF_16V_1206
12
C465.1UF
12
C359
.1UF
12
C484.1UF
12
C355
.1UF
12
C356
.1UF
12
C380.1UF
12
+ C298
68UF_4V_B2
12
C458.1UF
12
+ C299
68UF_4V_B2
12
C410.1UF
12
+ C319
68UF_4V_B2
12
C451.1UF
12
+ C320
@68UF_4V_B2
12
C490.1UF
12
+ C300
@68UF_4V_B2
12
C88.1UF
12
+C287
22UF_16V_1206
12
+ C62220UF_4V_D2
12
C382.1UF
12
C441.1UF
12
C344.1UF
12
C400.1UF
12
C504.1UF
12
C387.1UF
12
C336.1UF
12
C463.1UF
12
C327.1UF
12
C335.1UF
12
C473.1UF
12
C343.1UF
12
C366.1UF
12
C464.1UF
12
C407.1UF
12
C406.1UF
12
C83.1UF
12
C419.1UF
12
C442.1UF
12
C28.1UF
12
C353.1UF
12
C244.1UF
12
+ C52422UF_16V_1206
12
C358.1UF
12
C443.1UF
12
C499.1UF
12
C357.1UF
12
C477.1UF
12
C511.1UF
12
C350.1UF
12
C502.1UF
12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
+ C30222UF_16V_1206
12
C503.1UF
12
C345
82PF
12
C474.1UF
12
C482.1UF
12
C361
82PF
12
C427.1UF
12
+C523
22UF_16V_12061
2
C379
82PF
12
C459.1UF
12
C500.1UF
12
C415
82PF
12
C435.1UF
12
C489.1UF
12
C428
82PF
12
C437.1UF
12
C495.1UF
12
C457
82PF
12
C454.1UF
12
C498.1UF
12
C481
82PF
12
C462.1UF
12
C480.1UF
12
C501
82PF
12
C460.1UF
12
C479.1UF
12
C496
82PF
12
C466.1UF
12
C491.1UF
12
C497
82PF
12
C438.1UF
12
C505.1UF
12
+ C80220UF_4V_D2
12
C401.1UF
12
C363
.1UF
12
+ C36220UF_4V_D2
12
C364
.1UF
12
C31.1UF
12
C365
.01UF
12
+ C106220UF_4V_D2
12
C334
.01UF
12
C422.1UF
12
C418.1UF
12
C475.1UF
12
C429.1UF
12
C472.1UF
12
檔
A B C
C
D
D
E
E
1 1
2 2
3 3
4 4
Place Crystal within 500 mils of CK_Titan
348_1%
Place near CPU
caps are internal to CK_TITAN
0 ohm resistor for ICH3 doesn't need to support APIC function.
Place all these Block's Components near CPU (U1)
Place all these Block's Components near GMCH (U6)
Place caps. near CK Titan (U5)
Place caps. near CK_Titan (U5)
Check Bead Valueshould be 19.6K
* 221_1%
* 33
* 33
Place all these Block's Components near CK_Titan(U5)
Width=40 mils
SEL2 SEL1 SEL0 CPUCLKC[0..2] CPUCLKT[0..2]1 0 0 66.67 66.671 0 1 100.00 100.001 1 0 200.00 200.001 1 1 133.33 133.33
R151: No stuff in AGP mode Stuff in VCH mode
R119: Stuff in AGP mode No stuff in VCH mode
LA-1441 0.2
Almador-M GMCH CLOCK GENERATOR
Custom
12 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
PCIF1
PCIF0PCIF1
SEL0
CLK_BCLK#
SEL2CLK_BCLK
SEL1
CLK_GCLK#
CLK_GCLK
PCIF0
+3VS
+3VS
+3VS
+3VS
+3VS
+3V_CLK
+3V
+3V
+3VS
C147
@10PF
12
C152.01UF
12
R114@0
12
C149
@10PF
12
C122.01UF
12
R140 331 2
C150
@10PF
12
C123.01UF
12
C156.01UF
12
L6CHB2012U1701 2
L5CHB2012U1701 2
U10
ICS950805
1 8 14 19 32 37 46 50
26
4 9 15 20 31 36 41 47
273
2
405554
253453
28
43
2930
3335
42
45
44
49
48
52
51
24
232221
765
18171613121110
39
38
56
VD
D_R
EF
VD
D_P
CI
VD
D_P
CI
VD
D_3
V66
VD
D_3
V66
VD
D_4
8MH
ZV
DD
_CP
UV
DD
_CP
U
VDD_CORE
GN
D_R
EF
GN
D_P
CI
GN
D_P
CI
GN
D_3
V66
GN
D_3
V66
GN
D_4
8MH
ZG
ND
_IR
EF
GN
D_C
PU
GND_COREXTAL_OUT
XTAL_IN
SEL2SEL1SEL0
PWR_DWN#PCI_STOP#CPU_STOP#
VTT_PWRGD#
MULT0
SDATASCLK
3V66_0/DRCG3V66_1/VCH_CLK
IREF
CPUCLKT2
CPU_CLKC2
CPUCLKT1
CPUCLKC1
CPUCLKT0
CPUCLKC0
66MHZ_IN/3V66_5
66MHZ_OUT2/3V66_466MHZ_OUT1/3V66_366MHZ_OUT0/3V66_2
PCICLK_F2PCICLK_F1PCICLK_F0
PCICLK6PCICLK5PCICLK4PCICLK3PCICLK2PCICLK1PCICLK0
48MHZ_USB
48MHZ_DOT
REF
+C12822UF_16V_1206
12
R154 4.7K1 2
R118 331 2
R157 4.7K1 2
R36 26.7_1%1 2
R136 @331 2
R35137_1%
12
R151 331 2
R147 331 2
C129 5PF
1 2
R115 @331 2
C135
@10PF
12
C118 5PF1 2
C148
@10PF
12
R150 331 2
1 2
R3520_0603
12
R108 331 2
R109 331 2 R125 @331 2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
R528 01 2
R32 331 2
C154@10PF
R149 221 2
R155
@33_040212
R529 @01 2
R30 331 2
R153 331 2
R33 61.9_1%1 2
R31 61.9_1%1 2
R145@0
12
R324 331 2
R1111K
12
R323331 2
R138 10K1 2
R334475_1%
12
R34475_1%
12
R329 61.9_1%1 2
R144 331 2
R328 61.9_1%1 2
R121 331 2
R141 221 2
R137 220_1%1 2
C120.01UF
12
R119 331 2
R112@0
12
R143 331 2
Y114.318MHZ
12
R1101K
12
C121.01UF
12
+C115
22UF_16V_1206
12
D47RB751V
21
C133.01UF
12
R116 01 2
C124.01UF
12
R14610K
12
C130.01UF
12
R562 10K1 2
C155.01UF
12
R122 331 2
CLK_DREF<8>
CLK_GHT <8>
CLK_GHT# <8>
CLK_HCLK <5>
CLK_HCLK# <5>
CLK_ICH48<17>
PM_SLP_S1#<17,32>
PM_STPPCI#<17>PM_STPCPU#<17>
CLK_GBOUT <8>
CLK_CPU_APIC <5>
CLK_ICHHUB <17>
CLK_ICHPCI <17>
CLK_GBIN <8>
CLK_ICHAPIC <17>
CLK_ICH14<17>CLK_SIO14<25>
SMB_CLK<7,14,17>SMB_DATA<7,14,17>
H_BSEL1<5>H_BSEL0<5,10>
CLK_AGPCONN <15>
VTT_PWRGD#<5,32>
CLK_PCI_CB <23>CLK_PCI_LAN <21>
CLK_PCI_1394 <22>
CLK_LPC_EC <32>CLK_MINIPCI <28>
CLK_LPC_SIO <25>
CLK_VCH<15>
CLK_PCI_SD/SM <29>
PM_SLP_S3#<17,32>
檔
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Layout note :One .1uF cap per power pin .Place each cap close to SODIMM(DIMM 0) pin .
Layout note :One .1uF cap per power pin .Place each cap close to SODIMM(DIMM 1) pin .
LA-1441 0.2
SODIMM Damping & Decoupling
Custom
13 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
SM_DQ61 MD61
SM_DQ18 MD18
SM_DQ62 MD62
SM_DQ23 MD23
SM_DQ60 MD60
SM_DQ39 MD39
SM_DQ1 MD1
SM_DQ3 MD3
SM_DQ38 MD38
SM_DQ56 MD56
SM_DQ44 MD44
SM_DQ24 MD24
SM_DQ20 MD20
SM_DQ59 MD59
SM_DQ30 MD30
SM_DQ21 MD21
SM_DQ26 MD26
SM_DQ28 MD28SM_DQ29 MD29
SM_D_MA12
MD13SM_DQ13
MD37SM_DQ37
MD47SM_DQ47
SM_D_MA1
SM_D_MA3
MD27SM_DQ27
MD14SM_DQ14
MD33SM_DQ33
SM_D_MA0
SM_D_MA11SM_D_MA10SM_D_MA9
SM_D_MA7SM_D_MA6SM_D_MA5
SM_D_MA8
MD55SM_DQ55
MD12SM_DQ12
MD17SM_DQ17
MD34SM_DQ34
MD22SM_DQ22
SM_D_MA4
MD54SM_DQ54
MD15SM_DQ15
SM_D_MA2
MD36SM_DQ36
MAA0MAA1MAA2MAA3
MAA4MAA5MAA6MAA7
MAA8MAA9MAA10MAA11
MAA12
SM_DQ41 MD41SM_DQ40 MD40
MD63SM_DQ63MD31SM_DQ31
MD25SM_DQ25 MD57SM_DQ57MD58SM_DQ58
MD52SM_DQ52MD53SM_DQ53
MD16SM_DQ16
MD19SM_DQ19
MD48SM_DQ48MD49SM_DQ49MD50SM_DQ50MD51SM_DQ51
MD45SM_DQ45MD46SM_DQ46
MD11SM_DQ11MD10SM_DQ10MD9SM_DQ9MD8SM_DQ8
MD42SM_DQ42MD43SM_DQ43
MD32SM_DQ32
MD35SM_DQ35
MD0SM_DQ0
MD2SM_DQ2
MD4SM_DQ4MD5SM_DQ5MD6SM_DQ6MD7SM_DQ7
+3V
+3V
+3V
+3V
C210
1000PF
C192.1UF
12
C207
1000PF
C202.1UF
12
C189.1UF
12
C166
1000PF
C209.1UF
12
C221
1000PF
RP21
8P4R_10
1 82 73 64 5
RP22
8P4R_10
1 82 73 64 5
C219
1000PF
RP20
8P4R_10
1 82 73 64 5
R176 10
1 2
C217
1000PF
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
C205.1UF
12
C165
1000PFC220.1UF
12
C215.1UF
12
C222.1UF
12
C214
1000PF
+ C12622UF_16V_1206
12
C203
1000PF
C206.1UF
12
C167
1000PF
C216
1000PF
C188
1000PF
C212.1UF
12
C187.1UF
12
C218.1UF
12
C160.1UF
12
C190
1000PF
C195
1000PF
C199
1000PFC168.1UF
12
C194.1UF
12
C169
1000PFC196.1UF
12
C170.1UF
12
C184
1000PF
+ C11922UF_16V_1206
12
C164.1UF
12
C211
1000PF
SM_DQ[0..63]<9,14> MD[0..63] <9,14>
SM_D_MA[0..12]<9> MAA[0..12] <14>
檔
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
SO-DIM 144 PINSRAM MODULE CONN.
DIMM0
BANK 0/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL ANDTRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
PROPRIETARY NOTE
DIMM1
BANK 2/3
SM_SEL0 X/Y
0 SCKDIMM0SCKDIMM11
LA-1441 0.2
S.O. DIMM CONNECTOR
Compal Electronics, Inc.
B
14 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
MAA0MAA1MAA2
SM_CKE0
SM_RAS# SM_CAS#SM_WE# SM_CKE1SM_CS#0 MAA12SM_CS#1
MAA6 MAA7MAA8
MAA9MAA10 MAA11
MAA[0..12]
SDADIMM0 SCKDIMM0
MD62
MD57
MD61
MD58
MD63
MD59
MD60
MD56
SM_DQM4
SM_DQM6
MD23
MD19
MD21MD22
MD16MD17MD18
MD20
SM_DQM2
MD3
MD0
MD[0..63]
MD1
MD7MD6
MD2
MD4MD5
MD39
MD35
MD36MD37
MD34MD33MD32
MD38
SM_DQM0
MD30
MD27
MD24
MD31
MD28
MD26
MD29
MD25
MD53MD54
MD50MD51
MD49
MD52
MD55
MD48
SM_BA0
SM_BA1
SM_DQM1
MD42
MD46
MD13MD12
MD8
MAA5
MD40
MD47
MAA4
MD45
SM_DQM5
MD43
MAA3
MD41
MD11
MD44
MD14MD15
MD9MD10
MAA0MAA1MAA2
SM_CKE2
SM_RAS# SM_CAS#SM_WE# SM_CKE3SM_CS#2 MAA12SM_CS#3
MAA6 MAA7MAA8
MAA9MAA10 MAA11
SCKDIMM1
MD62
MD57
MD61
MD58
MD63
MD59
MD60
MD56
SM_DQM7SM_DQM3
SM_DQM4
SM_DQM6
MD23
MD19
MD21MD22
MD16MD17MD18
MD20
SM_DQM2
MD3
MD0MD1
MD7MD6
MD2
MD4MD5
MD39
MD35
MD36MD37
MD34MD33MD32
MD38
SM_DQM0
MD30
MD27
MD24
MD31
MD28
MD26
MD29
MD25
MD53MD54
MD50MD51
MD49
MD52
MD55
MD48
SM_BA0
SM_BA1
MD43
MD8
MD11
MD45
MD40
MAA5
SM_DQM1
MD9
MD46
MD13
MD15
MD42
MD10
MD14
SM_DQM5
MD12
MD41
MD44
MD47
SDADIMM1
SCKDIMM0SCKDIMM1
SDADIMM0SDADIMM1
MAA3MAA4
SCKDIMM0SCKDIMM1
SDADIMM1SDADIMM0
SM_DQM[0..7]
SM_DQM7SM_DQM3
+3V +3V
+3V+3V
+3V +3V
+3V
+3V
+3V
R17522
R174
22
C204
10PF
C22310PF
+C143
10UF_10V_1206
JP26
SO-DIMM144-STANDRD
13579
11131517192123252729313335373941434547495153555759
6163656769717375777981838587899193959799
101103105107109111113115117119121123125127129131133135137139141143
24681012141618202224262830323436384042444648505254565860
62646668707274767880828486889092949698100102104106108110112114116118120122124126128130132134136138140142144
VSSDQ0DQ1DQ2DQ3VCCDQ4DQ5DQ6DQ7VSSCE0#CE1#VCCA0A1A2VSSDQ8DQ9DQ10DQ11VCCDQ12DQ13DQ14DQ15VSSRESVD/DQ64RESVD/DQ65
RFU/CLK0VCCRFUWE#RE0#RE1#OE#/RESVDVSSRESVD/DQ66RESVD/DQ67VCCDQ16DQ17DQ18DQ19VSSDQ20DQ21DQ22DQ23VCCA6A8VSSA9A10VCCCE2#/RESVDCE3#/RESVDVSSDQ24DQ25DQ26DQ27VCCDQ28DQ29DQ30DQ31VSSSDAVCC
VSSDQ32DQ33DQ34DQ35VCC
DQ36DQ37DQ38DQ39
VSSCE4#CE5#VCC
A3A4A5
VSSDQ40DQ41DQ42DQ43VCC
DQ44DQ45DQ46DQ47
VSSRESVD/DQ68RESVD/DQ69
RFU/CKE0VCCRFU
RFU/CKE1RFURFU
RFU/CLK1VSS
RESVD/DQ70RESVD/DQ71
VCCDQ48DQ49DQ50DQ51
VSSDQ52DQ53DQ54DQ55VCC
A7A11/BA0
VSSA12/BA1A13/A11
VCCCE6#/RESVDCE7#/RESVD
VSSDQ56DQ57DQ58DQ59VCC
DQ60DQ61DQ62DQ63
VSSSCLVCC
+C142
10UF_10V_1206
R17022
C163
10PF
C19310PF
+C132
10UF_10V_1206
JP27
SO-DIMM144 REVERSE
13579
11131517192123252729313335373941434547495153555759
6163656769717375777981838587899193959799
101103105107109111113115117119121123125127129131133135137139141143
24681012141618202224262830323436384042444648505254565860
62646668707274767880828486889092949698100102104106108110112114116118120122124126128130132134136138140142144
VSSDQ0DQ1DQ2DQ3VCCDQ4DQ5DQ6DQ7VSSCE0#CE1#VCCA0A1A2VSSDQ8DQ9DQ10DQ11VCCDQ12DQ13DQ14DQ15VSSRESVD/DQ64RESVD/DQ65
RFU/CLK0VCCRFUWE#RE0#RE1#OE#/RESVDVSSRESVD/DQ66RESVD/DQ67VCCDQ16DQ17DQ18DQ19VSSDQ20DQ21DQ22DQ23VCCA6A8VSSA9A10VCCCE2#/RESVDCE3#/RESVDVSSDQ24DQ25DQ26DQ27VCCDQ28DQ29DQ30DQ31VSSSDAVCC
VSSDQ32DQ33DQ34DQ35VCC
DQ36DQ37DQ38DQ39
VSSCE4#CE5#VCC
A3A4A5
VSSDQ40DQ41DQ42DQ43VCC
DQ44DQ45DQ46DQ47
VSSRESVD/DQ68RESVD/DQ69
RFU/CKE0VCCRFU
RFU/CKE1RFURFU
RFU/CLK1VSS
RESVD/DQ70RESVD/DQ71
VCCDQ48DQ49DQ50DQ51
VSSDQ52DQ53DQ54DQ55VCC
A7A11/BA0
VSSA12/BA1A13/A11
VCCCE6#/RESVDCE7#/RESVD
VSSDQ56DQ57DQ58DQ59VCC
DQ60DQ61DQ62DQ63
VSSSCLVCC
R162
22
C230
.1UF
RP4
8P4R_10K
1 82 73 64 5
U18
74HC4052
1524
12141511
610
9
3
13
167 8
X0X1X2X3
Y0Y1Y2Y3
INHAB
X
Y
VC
CG
ND
GN
D
MD[0..63]<9>
SM_RAS#<9>
MAA[0..12]<13>
SMD_CLK0<9>
SMD_CLK1 <9>
SM_WE#<9>
SM_CKE0 <9>
SM_CKE1 <9>
SMD_CLK2<9>
SMD_CLK3 <9>
SM_CKE2 <9>
SM_CKE3 <9>
SM_SEL0<17>
SMB_CLK<7,12,17>
SMB_DATA<7,12,17>
SM_BA0 <9>
SM_BA1 <9>
SM_CS#0<9>SM_CS#1<9>
SM_CS#2<9>SM_CS#3<9>
SM_CAS# <9>
SM_DQM[0..7]<9>
檔
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL ANDTRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
PROPRIETARY NOTE
AGP CONN.
Int. Keyboard CONN.
MDC CONN.
In AGP mode : stuff RP38, no stuff RP39.In VCH mode: stuff RP39, no stuff RP38.
LA-1441 0.2
VGA Connector & MDC Connector
Compal Electronics, Inc.
B
15 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
AGP_SBA0AGP_SBA2
AGP_SBA4AGP_SBA6
AGP_AD29AGP_AD31
AGP_AD25AGP_AD27
AGP_AD23AGP_AD21AGP_AD19AGP_AD17
AGP_IRDY#AGP_DEVSEL#
AGP_AD12AGP_AD14
AGP_AD10
AGP_AD7
AGP_AD8
AGP_AD3AGP_AD5
AGP_AD1
AGP_SBA1AGP_SBA3
AGP_SBA7AGP_SBA5
AGP_AD28AGP_AD30
AGP_AD26AGP_AD24
AGP_AD22
AGP_AD16AGP_AD18AGP_AD20
AGP_FRAME#
AGP_AD13AGP_AD11
AGP_AD15
AGP_AD6
AGP_AD9
AGP_AD2AGP_AD4
AGP_AD0
AGP_CLK
STP_AGP#
PCI_RST#
INVT_PWM
ENBKLENVEE
AGP_AD[0..31]
AGP_SBA[0..7]
KSI0KSI2KSI4KSI6
KSO6KSO4
KSO12
KSO8
KSO0KSO2
KSO14
KSO10
KSI1KSI3KSI5KSI7KSO1
KSO15
KSO5
KSO13
KSO9KSO11
KSO7
KSO3
DAC_BRIG
KSI[0..7]
KS0[0..15]
AGP_CLK
CLK_VCH
CLK_VCH
STP_AGP#
+3VS_MDC
+5VS_MDC
TVOUT_IO_DDC2CLKTVOUT_IO_DDC2DATAVCH_IO_I2CCLKVCH_IO_I2CDATA
SUS_STAT#
+5VALW
+5VS+5V+1.5V +1.5V
+5VALW
+2.5V
+12V+3V+3V
+3VS
+1.5VS +1.5VS
+VAGP_BRDREF +VAGP_CRDREF
+3V
+3VS
+5VS
+3VS
+3.3VAUX
+5VS_MDC+3VS_MDC+3.3VAUX+1.5V
R548 @221 2
JP11
HEADER 2X20
1 23 45 67 89 1011 1213 1415 1617 1819 2021 2223 2425 2627 2829 3031 3233 3435 3637 3839 40
R381 10K1 2
JP8
HEADER 2X60
13579
111315171921232527293133353739414345474951535557596163656769717375777981838587899193959799
101103105107109111113115117119
2468101214161820222426283032343638404244464850525456586062646668707274767880828486889092949698100102104106108110112114116118120
13579111315171921232527293133353739414345474951535557596163656769717375777981838587899193959799101103105107109111113115117119
2468
101214161820222426283032343638404244464850525456586062646668707274767880828486889092949698
100102104106108110112114116118120
RP38
@8P4R_0
1 82 73 64 5
RP39
8P4R_0
1 82 73 64 5
R388 10K
1 2L41 CHB1608B121
1 2
R378 22
1 2
R383 221 2
C146
1UF_25V_0805
12
C145
1UF_25V_0805
12
C159
1UF_25V_0805
12
+ C101
22UF_16V_1206
JP13
AMP-108-5424
13579
111315
2321
1719
252729
24681012141618202224262830
MONO_OUT/PC_BEEPGNDAUXA_RIGHTAUXA_LEFTCD_GNDCD_RIGHTCD_LEFTGND
AC97_SDATA_OUT3.3Vmain
3.3VauxGND
AC97_RESET#GNDAC97_MSTRCLK
AUDIO_PWDNMONO_PHONE
RESERVEDGND+5V
RESERVEDRESERVEDRESERVEDRESERVEDRESERVED
AC97_SYNCAC97_SDATA_IN1AC97_SDATA_IN0
GNDAC97_BITCLK
C727
.1UF
1 2
L39
CHB1608B1211 2
R544 0
1 2
R104
@33
1 2C112
@15PF
1 2
R120
@33
1 2
U60
@7SH08FU
1
2
3
4
5
C125
@15PF
1 2
AGP_CBE#0 <10>
AGP_CBE#3 <10>
AGP_CBE#1<10>
AGP_CBE#2<10>
AGP_ADSTB0<10>
AGP_ADSTB1<10>
AGP_SBSTB<10>
AGP_ADSTB#0 <10>
AGP_ADSTB#1 <10>
AGP_SBSTB# <10>
AGP_DEVSEL#<10>AGP_IRDY#<10>
AGP_PAR <10>
AGP_FRAME# <10>
AGP_STOP# <10>AGP_TRDY# <10>
AGP_WBF# <10>AGP_PIPE# <10>
AGP_RBF#<10>
AGP_ST0<10>AGP_ST2<10>
AGP_ST1 <10>AGP_REQ#<10> AGP_GNT# <10>
PCIRST# <8,17,19,20,21,22,23,24,25,28,29,34>PIRQA# <17,19,22,23>
AGP_BUSY#<10,17>
CLK_AGPCONN<12>
SUS_STAT#<17,21,25,34>
CRMA <16>LUMA <16>COMPS <16>TV_SYNC <16>
ENVEE <32>
INVT_PWM <32>
ENBKL <32>
AGP_AD[0..31]<10>
AGP_SBA[0..7]<10>
TP_DATA<32> TP_CLK <32>
DDC_MD2<16>M_SEN#<16,18>
AGP_HSYNC1<16>AGP_VSYNC1<16>
AGP_R<16>AGP_G<16>AGP_B<16>
AGP_DDCDATA<10,16>AGP_DDCCLK<10,16>
DAC_BRIG<32>
KSO[0..15]<32>
KSI[0..7]<32>
CBRST#<21,22,23,24,28,29>
CLK_VCH<12>
C3_STAT#<17>
MD_SPK <30>
IAC_SYNC <17,30>
MDC_DN# <33>MD_MIC<30>
IAC_SDATAO<17,30>IAC_RST#<17,30>
IAC_BITCLK <17,30>
IAC_SDATAI1 <17>
PID0 <25>PID1 <25>PID2 <25>
TV_OUT_DDC2CLK <10>TV_OUT_DDC2DATA <10>VCH_I2CCLK <10>VCH_I2CDATA <10>
PID3 <25>
RTCCLK<17,23,24,29>
檔
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
CRT Connector
TV_OUT CONN.
*10PF *10PF
*
*
*
*
*
*
FROM GMCH *
FROM AGP CONN.
In AGP mode: Stuff R16,R15,R7. No stuff R553,R554,R555.In VCH mode: Stuff R553,R554,R555. No stuff R16,R15,R7
In AGP mode: No stuff C326,R245,C318,R231,C325,R230.In VCH mode: Stuff C326,R245,C318,R231,C325,R230
In AGP mode: No stuff R6,R8,R10,R12,R14. Stuff R9,R11,R13,R549,R550In VCH mode: Stuff R6,R8,R10,R12,R14. No stuff R9,R11,R13,R549,R550
R559 For VCH (CH7011)
R560 For CH7007
ATW03 0.2
CRT&TV-OUT Connector
Compal Electronics, Inc.
Custom
16 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
CRT_VCC
5VDDCDA
5VDDCCL
TV_GND
+5VS
+12VS
+5VS
+5VS
CRT_VCCR_CRT_VCC
+5VS+5VS+12VS +3VS
CRT_VCCCRT_VCC
+5VS
+3VS
Q172N7002
2
13
R219@75
12
R220
@75
12
Q182N7002
2
13
R218
@75
12
R200
75
12
L17
@FBM-11-160808-1211 2 JP2
@S CONN._SUYIN
1234567
Q12N7002
2
1 3
D11@DAN2171
2 3
R16
100K
12
D10@DAN2171
2 3
D9@DAN2171
2 3
12
D6
DAN217
1
2 3
R245 37.5_1%1 2
D5
DAN2171
2 3
R231 37.5_1%1 2
D8
RB491D
2 1
R230 37.5_1%1 2
C368PF
12
C326 .1UF1 2
C264
18PF
12
C318 .1UF1 2
L11
FCM2012C80_08051 2
C325 .1UF1 2
C265
18PF
12
R13 @01 2
C468PF
12
R14 01 2
C256
15PF
12
R9 @01 2
C252220PF
12
R11 @01 2
L1
CHB1608B1211 2
R12 01 2
JP3CRT-15P
611
17
1228
1339
144
1015
5
R10 01 2
C2220PF
12
R8 331 2
C255
15PF
12
R6 331 2
C5.1UF
12
R549 @0
D7
DAN217
1
2 3
R550 @0
C254
15PF
12
Q32N7002
2
1 3L2
CHB1608B1211 2
12
C250100PF
12
12
L10
FCM2012C80_08051 2
R5542.2K
12
F1
FUSE_1A
21
R5532.2K
12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
R559 @0
1 2
C253100PF
12
C291
@47PF1
2
R560 @0
1 2
C266
18PF
12
C269
@470PF
12
C261
@47PF
12
R19975
12
C262
@47PF
12
R201
75
12
C270
@47PF
12
C293
@47PF
12
R202 100K
C292
@47PF
12
L12
FCM2012C80_08051 2
L21
@FBM-11-160808-1211 2
L22
@FBM-11-160808-1211 2
R86
10K
12
L20
@FBM-11-160808-1211 2
LUMA<15>
COMPS<15>
CRMA<15>
TV_SYNC<15>
M_SEN#<15,18>
DDC_MD2<15>
AGP_DDCDATA <10,15>
DAC_RED#<10>
DAC_GREEN#<10>
DAC_BLUE#<10>
DAC_GREEN<10>
DAC_BLUE<10>AGP_B<15>
DAC_RED<10>
AGP_G<15>
AGP_R<15>
DAC_HSYNC<10>
DAC_VSYNC<10>
AGP_HSYNC1<15>
AGP_VSYNC1<15>AGP_DDCCLK <10,15>
檔
A B C
C
D
D
1 1
2 2
3 3
4 4
(for use if CPU unable to support DPSLP#)
ICH3-M (1/2)InterfacePCI
InterfaceLAN
PCIInterface
HubLinkInterface
VSS
AC'97Interface
LPCInterface
Clocks EEPROMInterface
InterfaceCPU
InterfaceSystemManagment
InterfaceInterrupt
GPIOunMUX
GeyservillePower Management
Place closely to ICH3-M
Place closely to ICH3-M
Close to ICH3-M.
PID
EP
WR
LA-1441 0.2
Intel ICH3-MCustom
17 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
IDE_PATADET
ICH_PID0ICH_PID1ICH_PID2ICH_PID3
ECSMI#ECSCI#LID#
PIRQA#PIRQB#
PIRQD#PIRQC#
RTC_X1IC
H_P
ID3
RTC
_X2
CLK
_IC
HA
PIC
LID
#
HUB_PD5
H_PICD0
PIR
QB
#
H_P
ICD
0
HUB_PD0
HUB_PD[0..10]
CLK_ICH14
CLK_ICH14HUB_ICH_RCOMP
ICH
_PID
1
HUB_PD10
HUB_PD4
RTC
_VB
IAS
HUB_PD9
HUB_PD3HUB_PD2
RTC_VBIAS
RTC_X2
RTC
_X1
H_PICD1
CLK_ICH48
IDE
_PA
TAD
ET
HUB_PD8
CLK_ICHPCI
ICH
_PID
0
EC
SC
I#
HUB_PD6
HUB_PD1
CLK_ICHPCI
CLK_ICHHUBH
_PIC
D1
PIR
QA
#
PIR
QC
#
ICH
_PID
2
EC
SM
I#
PM_LANPWROK
PIR
QD
#
HUB_PD7
PM_RSMRST#
CLK_ICH48 RTC
_RS
T#
CLK_ICHHUB
CLK_ICHAPIC
IAC
_BIT
CLK
IAC
_RS
T#IA
C_S
DA
TAI0
IAC
_SYN
C
IAC
_SD
ATA
I1IA
C_S
DA
TAO
IAC_BITCLKIAC_RST#
IAC_SDATAOIAC_SYNC
IAC_SDATAI1IAC_SDATAI0
PM
_SU
SC
LK
PM_SUSCLK
PM_LANPWROK
GNTA#
GNTA#
PCI_AD27
PCI_AD16
PCI_AD13PCI_AD12
PCI_AD8
PCI_AD3PCI_AD2PCI_AD1
PCI_AD14
PCI_AD9
PCI_AD26
PCI_AD20
PCI_AD17
PCI_AD11PCI_AD10
PCI_AD7PCI_AD6
PCI_AD22
PCI_AD31PCI_AD30
PCI_AD21
PCI_AD28
PCI_AD23
PCI_AD19
PCI_AD4
PCI_AD25PCI_AD24
PCI_AD29
PCI_AD15
PCI_AD18
PCI_AD5
PCI_AD0
GPIO_25
PM_RSMRST#
GP
IO_2
5
+RTCVCC+RTCVCC
+VS_HUBREF
+VS_HUBVSWING
+1.5VS
+3V
+3VS
+3VS
+3V
C42
@15PF
12
R66
@10
12
R294 10M
1 2
R295 10M
1 2
C426
.047UF
1 2
R54 10K1 2
R287 1K1 2
X2
32.768KHZ
J1JOPEN
12
C4161UF_10V_0603
12
R286 15K
1 2
C541
@15PF
12
R337
@10
12
C534
@15PF
12
R340
@10
12
U33A
ICH3-M
J2K1J4K3H5K4H3L1L2G2L4H4M4J3
M5J1F5N2G4P2G1P1F2P3F3R1E2N4D1P4E1P5
K2K5N1R2
A4E3D2D5B4
D3F4A3R4E4
U22W23Y21AA23AB23AA21J22AB22V23Y22
AC5AB5AC4AB2AC3Y6
H1H2L5Y1W1M1M2G5N3B3B6D4C4F1M3T5
U23Y23W21
L22M21M23N20P21R22R20T23M19P19N19
T19
R19
N22
P23
K19
L20
L19
E9
D8
E8
D10
C8
A8
A9
B9
C10
A10
C9
D7
V4
Y5 AB
3V
5A
C2
AB
21A
B1
AA
6A
A1
AA
7W
20A
A5
AA
2V
21U
21A
A4
AB
4U
5
U20
Y20
V19
B7
D11
B11
C11
C7
A7
V1
U3
T3 U2
T2 U4
U1
V2
W2
Y4 Y2 W3
W4
Y3
AC
6A
C7
Y7F20
J23
AB
7
H22
W19
AB
14A
5C
5B
5A
6A
2B
2C
1B
1J2
1J2
0J1
9
A1
A13
A16
A17
A20
A23
B8
B10
B13
B14
B15
B18
B19
B20
B22
C3
C6
F19
C14
C15
C16
C17
C18
C19
C20
C21
C22
D9
D13
D16
D17
D20
D21
D22
E5
PCI_AD0PCI_AD1PCI_AD2PCI_AD3PCI_AD4PCI_AD5PCI_AD6PCI_AD7PCI_AD8PCI_AD9PCI_AD10PCI_AD11PCI_AD12PCI_AD13PCI_AD14PCI_AD15PCI_AD16PCI_AD17PCI_AD18PCI_AD19PCI_AD20PCI_AD21PCI_AD22PCI_AD23PCI_AD24PCI_AD25PCI_AD26PCI_AD27PCI_AD28PCI_AD29PCI_AD30PCI_AD31
PCI_C/BE#0PCI_C/BE#1PCI_C/BE#2PCI_C/BE#3
PCI_GNT#0PCI_GNT#1PCI_GNT#2PCI_GNT#3PCI_GNT#4
PCI_REQ#0PCI_REQ#1PCI_REQ#2PCI_REQ#3PCI_REQ#4
CPU_RCIN#CPU_PWRGOOD
CPU_NMICPU_INTRCPU_INIT#
CPU_IGNNE#CPU_FERR#
CPU_DPSLP#CPU_A20M#
CPU_A20GATE
SMB_ALERT#/GPIO11SMB_DATA
SMB_CLKSMLINK1SMLINK0
SM_INTRUDER#
PCI_TRDY#STOP#
PCI_SERR#PCI_RST#PCI_PME#
PCI_LOCK#PCI_PERR#
PCI_PARPCI_IRDY#
PCI_GPIO17/GNTB#/GNT5#PCI_GPIO16/GNTA#
PCI_GPIO1/REQB#/REQ5#PCI_GPIO0/REQA#
PCI_FRAME#PCI_DEVSEL#
PCI_CLK
STPCLK#CPU_SMI#CPU_SLP#
HUB_PD0HUB_PD1HUB_PD2HUB_PD3HUB_PD4HUB_PD5HUB_PD6HUB_PD7HUB_PD8HUB_PD9
HUB_PD10
HU
B_C
LKH
UB
_PA
RH
UB
_PS
TRB
HU
B_P
STR
B#
HU
B_R
CO
MP
HU
B_V
RE
FH
UB
_VS
WIN
G
EE
P_C
SE
EP
_DIN
EE
P_D
OU
TE
EP
_SH
CLK
LAN
_RX
D0
LAN
_RX
D1
LAN
_RX
D2
LAN
_TX
D0
LAN
_TX
D1
LAN
_TX
D2
LAN
_JC
LKLA
N_R
STS
YNC
PM
_AG
PB
US
Y#/G
PIO
6P
M_A
UX
PW
RO
KP
M_B
ATL
OW
#P
M_C
3_S
TAT#
/GP
IO21
PM
_CLK
RU
N#/
GP
IO24
PM
_DP
RS
LPV
RP
M_P
WR
BTN
#P
M_P
WR
OK
PM
_RI#
PM
_RS
MR
ST#
PM
_SLP
_S1#
/GP
IO19
PM
_SLP
_S3#
PM
_SLP
_S5#
PM
_STP
CP
U#/
GP
IO20
PM
_STP
PC
I#/G
PIO
18P
M_S
US
_CLK
PM
_SU
S_S
TAT#
PM
_TH
RM
#
PM
_GM
UX
SE
L/G
PIO
23P
M_C
PU
PR
EF#
/GP
IO22
PM
_VG
ATE
/VR
MP
WR
GD
AC
_BIT
CLK
AC
_RS
T#A
C_S
DA
TAIN
0A
C_S
DA
TAIN
1A
C_S
DA
TAO
UT
AC
_SYN
C
LPC
_AD
0LP
C_A
D1
LPC
_AD
2LP
C_A
D3
LPC
_DR
Q#0
LPC
_DR
Q#1
LPC
_FR
AM
E#
GP
IO_7
GP
IO_8
GP
IO_1
2G
PIO
_13
GP
IO_2
5G
PIO
_27
GP
IO_2
8
CLK
_RTC
X2
CLK
_RTC
X1
CLK
_RTE
ST#
CLK
_48
CLK
_14
CLK
_VB
IAS
INT_
SE
RIR
QIN
T_IR
Q15
INT_
IRQ
14IN
T_P
IRQ
H#/
GP
IO5
INT_
PIR
QG
#/G
PIO
4IN
T_P
IRQ
F#/G
PIO
3IN
T_P
IRQ
E#/
GP
IO2
INT_
PIR
QD
#IN
T_P
IRQ
C#
INT_
PIR
QB
#IN
T_P
IRQ
A#
INT_
AP
ICD
1IN
T_A
PIC
D0
INT_
AP
ICC
LK
VS
S0
VS
S1
VS
S2
VS
S3
VS
S4
VS
S5
VS
S6
VS
S7
VS
S8
VS
S9
VS
S10
VS
S11
VS
S12
VS
S13
VS
S14
VS
S15
VS
S16
VS
S17
VS
S18
VS
S19
VS
S20
VS
S21
VS
S22
VS
S23
VS
S24
VS
S25
VS
S26
VS
S27
VS
S28
VS
S29
VS
S30
VS
S31
VS
S32
VS
S33
VS
S34
R521 22M
1 2
R522
2.4M
12
C5435PF
R34410
12
R342@33_0402
12
C540@10PF
R60 012
R59100K
1 2C44
.1UF
1 2
R69
471
2R
7047
12
R65 @10K1 2
R332 0
1 2
C6010P
F
C444
12PF
12
C461
12PF
12 R67 10K
1 2
R7210K 1
2
R34636.5_1%
1 2
R2781K
12
C530.01UF
12
C529.01UF
12
R327@10K
12
RP15
8P4R_4.7K
1 82 73 64 5
R77@0
12
R3381K
12
R3391K
12
R3701 2
CLK_ICH14<12>
PCIRST# <8,15,19,20,21,22,23,24,25,28,29,34>
LPC_AD1 <25,32>
CLK_ICHPCI <12>
HUB_PSTRB <8>
PM_DPRSLPVR<7,43>
LPC_AD2 <25,32>
PCI_FRAME# <19,21,22,23,28,29>
PCI_LOCK# <19>
LPC_AD0 <25,32>
HUB_PD[0..10] <8>
CLK_ICH48<12>
PCI_TRDY# <19,21,22,23,28,29>
LPC_AD3 <25,32>
HUB_PSTRB# <8>
PCI_SERR# <19,21,22,23,28>
PCI_AD[0..31]<21,22,23,28,29>
PM_GMUXSEL<7,43>
CLK_ICHHUB <12>
PCI_IRDY# <19,21,22,23,28,29>
PCI_STOP# <19,21,22,23,28,29>
PCI_REQB# <19>PCI_REQA# <19>
PCI_PERR# <19,21,22,23,28>PCI_PAR <19,21,22,23,28,29>
PCI_DEVSEL# <19,21,22,23,28,29>
INT_SERIRQ <19,23,25,32>
ATF_INT#<32>
PM_BATLOW#<32>
IDE_PATADET<20>
H_PICD0 <5>H_PICD1 <5>
LPC_DRQ#0 <19,32>
CLK_ICHAPIC <12>
RC# <32>
PM_CPUPERF#<5,19>
SM_INTRUDER# <19>
SMB_CLK <7,12,14>SMB_DATA <7,12,14>
INT_IRQ14 <19,20>INT_IRQ15 <19,20>
PBTN#<19>SYS_PWROK<35>
PM_SLP_S3#<12,32>PM_SLP_S1#<12,32>
PM_SLP_S5#<32>PM_STPCPU#<12>PM_STPPCI#<12>SUS_STAT#<15,21,25,34>
ECSMI#<19>ECSCI#<19>
H_DPSLP# <5,43>
SMB_ALERT# <19>
ICH_RI#<19>
LID#<19>
SM_SEL0 <14>
GATEA20 <32>H_A20M# <5>
H_SMI# <5>
H_INIT# <5>
SMLINK1 <19>
H_NMI <5>
SMLINK0 <19>
H_STPCLK# <5>
H_INTR <5>
H_FERR# <5>
H_PWRGD <5>
H_IGNNE# <5>
ICH_VGATE<35>
PIRQA# <15,19,22,23>PIRQB# <19,21,23>PIRQC# <19,28,29>PIRQD# <19,28,29>
AGP_BUSY#<10,15>
C3_STAT#<15>
ICH_WAKE_UP# <32>
PM_CLKRUN#<19,22,23,25,28,29,32>
LPC_FRAME# <25,32>
SIDEPWR <20>
LPC_DRQ#1 <19,25>
IAC_BITCLK<15,30>
IAC_SDATAO<15,30>
IAC_RST#<15,30>IAC_SDATAI0<30>IAC_SDATAI1<15>
IAC_SYNC<15,30>
PM_RSMRST#<35>
RTCCLK<15,23,24,29>
PCI_GNT#1<19,28>
PCI_REQ#4<19,28>
PCI_GNT#2<19,23>
PCI_C/BE#0<21,22,23,28,29>
PCI_REQ#0<19,22>
PCI_C/BE#3<21,22,23,28,29>
PCI_REQ#3<19,21>
PCI_C/BE#1<21,22,23,28,29>
PCI_REQ#1<19,28>
PCI_C/BE#2<21,22,23,28,29>
PCI_REQ#2<19,23>
PCI_GNT#3<19,21>
PCI_GNT#0<19,22>
PCI_GNT#4<19,28>
檔
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
ICH3-M (2/2) InterfaceIDE
InterfaceUSB
Misc
Power
Power
VSS
CLOSE TO ICH3-M(< 1 inch)
Disable Timeout Feature
LA-1441 0.2
Intel ICH3-MCustom
18 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
USB_OC#0
IDE_SDD10
IDE_SDD1
IDE_PDD0
IDE_PDD9
IDE_SDD11
IDE_SDD15
IDE_PDD6
IDE_PDD2
IDE_SDD8
IDE_SDD0
IDE_SDD14
IDE_PDD3
IDE_PDD13IDE_PDD12
IDE_SDD12
USB_OC#1
IDE_PDD7
IDE_SDD13
IDE_PDD8
IDE_PDD1
IDE_SDD6
IDE_PDD11
IDE_SDD4
VCC5REF
IDE_SDD3IDE_SDD2
IDE_PDD5
USB_D_PN0
USB_D_PP0
IDE_PDD4
IDE_SDD7
IDE_PDD10
IDE_SDD9
IDE_PDD15IDE_PDD14
IDE_SDD5
USB_D_PP1
USB_D_PP1USB_D_PP2USB_D_PP3
USB_D_PN1
USB_D_PN1
USB_D_PN2USB_D_PN3USB_D_PN4
USB_D_PP4USB_PP5
USB_PN5
USB_OC#2USB_OC#3USB_OC#4USB_OC#5
USB_OC#2
USB_OC#5
ICH_SPKR
USB_RBIAS
ICH_ACIN
ICH_ACIN
VC
C5R
EFS
US
USB_D_PP0USB_D_PN0
USB_D_PN2
USB_D_PN3USB_D_PP3
USB_D_PP2
USB_D_PN4USB_D_PP4
USB_OC#4
ICH_SPKR
+3V
+5VS +3VS+3V
+3V+1.5VS
+1.8V
+RTCVCC
+V1.8_ICHLAN+1.8V
+3VS +1.8VS
+3VS
+3V
+1.8VS
+3VS
+1.8VA_ICH
+V5S_ICHREF
+V3A_ICH
D261SS355
21
C4551UF_10V_0603
12
C58.1UF
12
R343@1K
1 2
R731K
12
R31418.2_1%
12
L33
CHB2012U170
1 2
D32 RB751V21
R326
100K
12
R3050
12
C492.1UF
12
U33B
ICH3-M
D19A19E17B17D15A15D18A18E16B16D14A14
E12D12C12B12A12A11
H20G22F21G19E22E21H21G23F23G21D23E23
B21
AC15AB15AC21AC22
AA14AC14AA15AC20AA19AB20
W12AB11AA10AC10W11Y9AB9AA9AC9Y10W9Y11AB10AC11AA11AC12
Y17W17AC17AB16W16Y14AA13W15W13Y16Y15AC16AB17AA17Y18AC18
Y13Y19AB12AB18AC13AC19Y12AA18AB13AB19
H23
E13
F14
K12
P10
V6
V7
F15
F16
F7 F8 K10
AB
6
E6
W8
C13
W5
F9 F10
P14
U18
V22
C23
B23
E7
T21
D6
T1 C2
A21
A22
F6 G6
H6
J6 M10
R6
T6 U6
G18
H18
P12
V15
V16
V17
V18
J18
M14
R18
T18
U19
F17F18K14
E10V8V9
E11
K6
K18
P6
P18
V10
V14
E14
E15
E18
E19
E20
F22
G3
G20
H19
AA
22J5 K
11K
13K
20K
21K
22K
23L3 L1
0L1
1L1
2L1
3L1
4L2
1L2
3M
11M
12M
13M
20M
22N
5N
10N
11N
12N
13N
14N
21N
23P
11P
13P
20P
22R
3R
5R
21R
23T4 T2
0T2
2V
3A
C23
V20
W6
W7
W10
W14
W18
W22
Y8 AA
3A
A8
AA
12A
A16
AA
20A
B8
AC
1A
C8
USB_PP0USB_PP1USB_PP2USB_PP3USB_PP4USB_PP5USB_PN#0USB_PN#1USB_PN#2USB_PN#3USB_PN#4USB_PN#5
USB_OC#0USB_OC#1USB_OC#2USB_OC#3USB_OC#4USB_OC#5
USB_LEDA#0/GPIO32USB_LEDA#1/GPIO33USB_LEDA#2/GPIO34USB_LEDA#3/GPIO35USB_LEDA#4/GPIO36USB_LEDA#5/GPIO37USB_LEDG#0/GPIO38USB_LEDG#1/GPIO39USB_LEDG#2/GPIO40USB_LEDG#3/GPIO41USB_LEDG#4/GPIO42USB_LEDG#5/GPIO43
USB_RBIAS
IDE_PDCS1#IDE_PDCS3#IDE_SDCS1#IDE_SDCS3#
IDE_PDA0IDE_PDA1IDE_PDA2IDE_SDA0IDE_SDA1IDE_SDA2
IDE_PDD0IDE_PDD1IDE_PDD2IDE_PDD3IDE_PDD4IDE_PDD5IDE_PDD6IDE_PDD7IDE_PDD8IDE_PDD9
IDE_PDD10IDE_PDD11IDE_PDD12IDE_PDD13IDE_PDD14IDE_PDD15
IDE_SDD0IDE_SDD1IDE_SDD2IDE_SDD3IDE_SDD4IDE_SDD5IDE_SDD6IDE_SDD7IDE_SDD8IDE_SDD9
IDE_SDD10IDE_SDD11IDE_SDD12IDE_SDD13IDE_SDD14IDE_SDD15
IDE_PDDACK#IDE_SDDACK#IDE_PDDREQIDE_SDDREQ
IDE_PDIOR#IDE_SDIOR#
IDE_PDIOW#IDE_SDIOW#IDE_PIORDYIDE_SIORDY
SPKR
VC
C_S
US
0V
CC
_SU
S1
VC
C_S
US
2V
CC
_SU
S3
VC
C_S
US
4V
CC
_SU
S5
VC
C_U
SB
0/V
CC
_SU
S6
VC
C_U
SB
1/V
CC
_SU
S7
VC
C_A
UX
0/V
CC
LAN
1_8
VC
C_A
UX
1/V
CC
LAN
1_8
VC
C_A
UX
2/V
CC
LAN
1_8
VC
C_R
TC
VC
C5R
EF1
VC
C5R
EF2
VC
C5R
EFS
US
1V
CC
5RE
FSU
S2
VC
CP
AU
X0/
VC
CLA
N3_
3V
CC
PA
UX
1/V
CC
LAN
3_3
VC
CP
CP
U0
VC
CP
CP
U1
VC
CP
CP
U2
VC
CU
SB
BG
/VC
C_S
US
8
VC
CU
SB
PLL
/VC
C_S
US
9
N/C
0N
/C1
N/C
2N
/C3
N/C
4
VS
S10
2V
SS
103
VC
CP
PC
I0V
CC
PP
CI1
VC
CP
PC
I2V
CC
PP
CI3
VC
CP
PC
I4V
CC
PP
CI5
VC
CP
PC
I6V
CC
PP
CI7
VC
CP
0V
CC
P1
VC
CP
IDE
0V
CC
PID
E1
VC
CP
IDE
2V
CC
PID
E3
VC
CP
IDE
4
VC
CP
HL0
VC
CP
HL1
VC
CP
HL2
VC
CP
HL3
VCCA
VCCPSUS3/VCCPUSB0VCCPSUS4/VCCPUSB1VCCPSUS5/VCCPUSB2
VCCPSUS0VCCPSUS1VCCPSUS2
VC
CC
OR
E0
VC
CC
OR
E1
VC
CC
OR
E2
VC
CC
OR
E3
VC
CC
OR
E4
VC
CC
OR
E5
VC
CC
OR
E6
VS
S35
VS
S36
VS
S37
VS
S38
VS
S39
VS
S40
VS
S41
VS
S42
VS
S43
VS
S44
VS
S45
VS
S46
VS
S47
VS
S48
VS
S49
VS
S50
VS
S51
VS
S52
VS
S53
VS
S54
VS
S55
VS
S56
VS
S57
VS
S58
VS
S59
VS
S60
VS
S61
VS
S62
VS
S63
VS
S64
VS
S65
VS
S66
VS
S67
VS
S68
VS
S69
VS
S70
VS
S71
VS
S72
VS
S73
VS
S74
VS
S75
VS
S76
VS
S77
VS
S78
VS
S79
VS
S80
VS
S81
VS
S82
VS
S83
VS
S84
VS
S85
VS
S86
VS
S87
VS
S88
VS
S89
VS
S90
VS
S91
VS
S92
VS
S93
VS
S94
VS
S95
VS
S96
VS
S97
VS
S98
VS
S99
VS
S10
0V
SS
101
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
R320
0_08051 2
R2980_0805
12
R3410_0805
12
R98 @01 2
R309
0_08051 2
C509 @5PF
1 2
C508 @5PF1 2
C91 @5PF1 2
C197 @5PF
1 2
C86 @5PF1 2
RP198P4R_10K
1 82 73 64 5
IDE_PDDACK# <20>
IDE_SIORDY <20>
IDE_PDA1 <20>
IDE_SDCS3# <20>
USB_PP0<27>USB_PN0<27>
IDE_SDD[0..15] <20>
IDE_PIORDY <20>
USB_PN1<27>
IDE_PDA0 <20>
USB_PP1<27>
IDE_PDD[0..15] <20>
IDE_SDCS1# <20>
IDE_PDA2 <20>
USB_OC#0<27>USB_OC#1<27>
IDE_PDIOW# <20>
IDE_PDCS1# <20>
IDE_SDDREQ <20>
IDE_PDCS3# <20>
IDE_SDIOR# <20>
IDE_PDDREQ <20>
IDE_SDA1 <20>
IDE_SDIOW# <20>
IDE_SDA2 <20>
IDE_SDDACK# <20>
IDE_PDIOR# <20>
IDE_SDA0 <20>
USB_OC#3<27>
ICH_SPKR<31>
ICH_IDE_PRST#<20>ICH_IDE_SRST#<20>
FWH_TBL#<19>FWH_WP#<19>
M_SEN#<15,16>
ACIN<32,34,37,41>
EC_FLASH#<33>
USB_PP3<27>USB_PN3<27>
USB_PN2<27>USB_PP2<27>
USB_PP4USB_PN4
檔
A B C
C
D
D
E
E
1 1
2 2
3 3
4 4
LA-1441 0.2
ICH3-M PullupS & Decoupling
Custom
19 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
PBTN#
ICH_RI#
ECSMI#
ECSCI#
LID#
+3VS +3VS
+3VS +3VS
+3VS +3VS
+3VS
+3V
+RTCVCC
+3VS
+3V
+3VS
+3VS
+3V
+1.5VS
+1.8VS
+1.8VA_ICH
+3V
+3V
+3V
+3V
+VTT
+V5S_ICHREF
+V1.8_ICHLAN
+V3A_ICH
C57.1UF
12
R40 10K1 2
C100.1UF
12
R58 8.2K
1 2
C47.1UF
12
R300 @10K1 2
C55.1UF
12
C46
47PF
12
+C36222UF_16V_1206
12
C56
47PF
12
C87.1UF
12
C77
47PF
12
C93.1UF
12
C89
47PF
12
C94.1UF
12
C162
47PF
12
C65.1UF
12
C161.1UF
12
C103.1UF
12
C50.1UF
12
C485.1UF
12
C92
.1UF
+C341
22UF_16V_1206
12
C82
.1UF
C486.1UF
12
C61
.1UF
C66
.1UF
C488.1UF
12
C104
.01UF
+C75
1UF_10V_0603
12
R516 4.7K1 2
RP13
10P8R_8.2K
109876
12345
RP18
10P8R_8.2K
109876
12345
RP14
10P8R_8.2K
109876
12345
R45 10K1 2
R56 10K1 2
R282 100K1 2
R63 8.2K1 2
R39 @8.2K1 2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.
R71 @1001 2
C85.1UF
12
C69
.1UF
C5247PF
12
C63
.1UF
C95.1UF
12
C54
.1UF
R515 4.7K1 2
C96.1UF
12
C68
.01UF
C98.1UF
12
C7647PF
12
C99.1UF
12
+C317150UF_6.3V_D2
12
C531.1UF
12
C487
47PF
12
C533.1UF
12
+C527
22UF_16V_1206
12
C532.1UF
12
R289 10K1 2
R57 8.2K1 2
RP24
8P4R_10K
1 82 73 64 5
D15 @RB751V21
C49.1UF
12
D14 RB751V21
C64.1UF
12
R38 10K1 2
C102.1UF
12
D13 RB751V21
+C841UF_10V_0603
12
R47 10K1 2
C110.1UF
12
D16 RB751V21
C73.1UF
12
R42 10K1 2
+C38522UF_16V_1206
12
D17 RB751V21
C51.1UF
12
D18 RB751V21
PCI_STOP#<17,21,22,23,28,29>
PCI_GNT#2<17,23>
PCI_FRAME#<17,21,22,23,28,29>
PCI_TRDY#<17,21,22,23,28,29>PCI_IRDY#<17,21,22,23,28,29> PCI_SERR# <17,21,22,23,28>
PCI_DEVSEL# <17,21,22,23,28,29>PCI_PERR# <17,21,22,23,28>PCI_LOCK# <17>
PCI_REQA#<17>PCI_REQB#<17>
PCI_REQ#3 <17,21>PCI_REQ#2 <17,23>
PCI_REQ#1<17,28>PCI_REQ#0<17,22>
PCI_REQ#4 <17,28>
INT_IRQ14<17,20>
INT_IRQ15 <17,20>PIRQA# <15,17,22,23>
PIRQC# <17,28,29>
PIRQD#<17,28,29>SMB_ALERT#<17>
SM_INTRUDER#<17>
FWH_TBL#<18>
PCI_GNT#1<17,28>
FWH_WP#<18>
INT_SERIRQ <17,23,25,32>
LPC_DRQ#0<17,32>
PCI_GNT#3<17,21>
PCI_PAR<17,21,22,23,28,29>
PM_CLKRUN#<17,22,23,25,28,29,32>
SMLINK1<17>
PCI_GNT#0<17,22>
PIRQB# <17,21,23>
LPC_DRQ#1<17,25>
SMLINK0<17>
ON/OFF<32,34>
PBTN_OUT#<32> PBTN# <17>
EC_RIOUT#<32> ICH_RI# <17>
EC_SMI#<32>
EC_SCI#<32>
ECSMI# <17>
ECSCI# <17>
EC_LID_OUT#<32> LID# <17>
PCI_GNT#4<17,28>
PM_CPUPERF#<5,17>
PCIRST#<8,15,17,20,21,22,23,24,25,28,29,34>
檔
IDE,CD-ROM Module CONN.
W=80mils
Place component's closely IDE CONN.
Place component's closely CD-ROM CONN.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
SI3456DV: N CHANNELVGS: 4.5V, RDS: 65 mOHMId(MAX): 5.1AVGS,+-20V
HDD Manual ATA Type Selection:ATA33 : populate R43, de-populate R46.ATA66/100 : populate R46, de-populate R43.
LA-1441 0.2
IDE/ FDD MODULE CONN.Compal Electronics, Inc
B
20 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
IDE_SDD[0..15]
IDE_SDD12
SHDD_LED#
IDE_SDD13
IDE_SDD9
IDE_SDD11
IDE_SDD8IDE_SDD7
IDE_SDD5
IDE_SDD1IDE_SDD0
IDE_SIORDY
IDE_SDD14
IDE_SDD10
IDE_SDD15
SIDE_RST#
IDE_SDD4IDE_SDD3
IDE_SDD6
IDE_SDD2
IDE_PDD11
IDE_PDD13
PCSEL
IDE_PDD10
IDE_PDD8
IDE_PDD14
IDE_PDD9
IDE_PDD12
IDE_PDD15
CD_AGND
IDE_PIORDY
IDE_PDD0IDE_PDD1
IDE_PDD4
IDE_PDD7
IDE_PDD2
PIDE_RST#
IDE_PDD5
IDE_PDD3
IDE_PDD6
IDE_PDDREQ
PIDE_RST#PCIRST#
PCIRST#
INT_IRQ14
CD_AGND
EXTID2EXTID1EXTID0
EXTCSEL
EXTCSEL
WDATA#
MTR0#FDDIR#HDSEL#WGATE#
RDATA#
STEP#
DSKCHG#
WP#TRACK0#
INDEX#
DRV0#
EXTIDE_EN#
EXTID0EXTID1EXTID2
SHDD_LED#
STEP#MTR0#
WDATA#TRACK0#WP#RDATA#
DRV0#DSKCHG#
HDSEL#
INDEX#
WGATE#
FDDIR#3MODE#
IDE_PDD[0..15]
IDE_PDD7
IDE_SDD7
IDE_PIORDY
IDE_SIORDY
IDE_PDDREQ
IDE_SDDREQ
SIDE_RST#
+5VS
+5VS
+5VMOD
+5VS +5VS
+5VS
+5VS
+5VS
+5VS
+12VALW
+5VMOD
+3VALW
+5VMOD
+5VMOD
+5VS
+5VS
+3VS
+5VMOD
+5VS
R95 100K1 2
C186
1000PF
12
C107
.1UF
12
R84 4701 2
C109
1000PF
12
C185
.1UF
12
C114
1UF_25V_0805
12
C182
1UF_25V_0805
12
C51810UF_16V_1206
R556 @01 2
C18310UF_16V_1206
JP7
HDD 44P SUYIN 20225A-44G5-A
1 23 45 67 89 1011 1213 1415 1617 1819 2021 2223 2425 2627 2829 3031 3233 3435 3637 3839 4041 4243 44
U12
7SH08FU
1
2
3
4
5
JP17
HEADER 2X30
1 23 45 67 89 1011 1213 1415 1617 1819 2021 2223 2425 2627 2829 3031 3233 3435 3637 3839 4041 4243 4445 4647 4849 5051 5253 5455 5657 5859 60
R166 4701 2
RP1
10P8R_1K
109876
12345
R253 1K1 2
RP2
8P4R_1K
18273645
+ C1744.7UF_16V_1206
<1st Part Field>
12
R161
1K
12
C176.01UF
12
R412 1K47K
47K
Q39DTC144EKA
1
2
3
Q9SI3456DV
3
652
4
1
R165
100K
12
RP3
8P4R_100K
1 82 73 64 5
R167 100K1 2
R43
@10K
12
R46
10K
12
U13
7SH08FU
1
2
3
4
5
C139
.1UF
1 2
R75 10K1 2
R429 10K1 2
R88 1K1 2
R428 1K1 2
R82 5.6K1 2
R152 5.6K1 2
C140
.1UF
1 2
G1
D1S1
Q41ASI1906DL
2
61
G2
D2S2
Q41BSI1906DL
5
34
INT_IRQ14<17,19>
PHDD_LED#<33>
IDE_PDA1<18>IDE_PDA0<18>IDE_PDCS1#<18> IDE_PDCS3# <18>
IDE_PDA2 <18>
IDE_SDD[0..15]<18>
IDE_SDIOW#<18>IDE_SIORDY<18>
INT_IRQ15<17,19>
IDE_SDCS1#<18>IDE_SDA0<18>IDE_SDA1<18>
INT_CD_L<30> INT_CD_R <30>
IDE_SDIOR# <18>IDE_SDDACK# <18>IDE_SDA2 <18>IDE_SDCS3# <18>
CD_AGND<30>
IDE_PDDACK#<18>IDE_PIORDY<18>
IDE_PDIOW#<18>IDE_PDDREQ<18>
IDE_PDIOR#<18>
IDE_SDDREQ <18>
PCIRST#<8,15,17,19,21,22,23,24,25,28,29,34>
ICH_IDE_PRST#<18>
ICH_IDE_SRST#<18>
EXTID0 <33>EXTID1 <33>EXTID2 <33>
MTR0#<25>
WDATA#<25>STEP#<25>
DSKCHG#<25>
WP#<25>RDATA#<25>
DRV0#<25,33>
TRACK0#<25>
SIDEPWR<17>
EXTIDEPWR#<33>
SHDD_LED#<33>
INDEX# <25>
3MODE# <25>FDDIR# <25>
WGATE# <25>
HDSEL# <25>
IDE_PDD[0..15]<18>
IDE_PATADET <17>
檔
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL ANDTRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
PROPRIETARY NOTE
Termination plane should be copled to chassis ground
For 3V LAN only
Layout NoteH0013 pls close toconn.
*BOM 16.9K_1%
For 8100B only
For 8100B only
LA-1441 0.2
LAN REALTEK RTL8100L
Compal Electronics, Inc.
B
21 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
RJ45_RX-
RJ45_RX+
RJ45_TX-
RJ45_TX+
LAN_RD-
RJ45_TX+RJ45_TX-
LAN_X1 LAN_X2
CLK_PCI_LAN
LAN_TD+LAN_TD-
LAN_IDSELPCI_AD17
LAN_IDSEL
PCI_AD[0..31]
PCI_AD25
CLK_PCI_LAN
PCI_AD26
PCI_AD24
PCI_AD31
PCI_AD29
PCI_AD30
PCI_AD27PCI_AD28
PCI_AD23
PCI_AD4
PCI_AD7
PCI_AD6
LAN_EECS
PCI_AD0
PCI_AD2
LAN_EEDO
PCI_AD5
LAN_EECLKLAN_EEDI
PCI_AD1
PC
I_TR
DY#
PC
I_A
D14
PC
I_D
EV
SE
L#
PC
I_A
D22
PC
I_A
D18
PC
I_A
D20
PC
I_A
D12
PC
I_A
D8
PC
I_A
D16
PC
I_A
D17
PC
I_A
D9
PC
I_A
D21
PC
I_A
D10
PC
I_A
D11
PC
I_A
D13
PC
I_A
D15
PC
I_A
D19
PC
I_S
ER
R#
PCI_AD3
PC
I_IR
DY#
PC
I_S
TOP
#P
CI_
PE
RR
#
PC
I_P
AR
AUX
AVDD-1
AVDD-3
LAN_RD+
LAN_X2LAN_X1
PC
I_FR
AM
E#
PC
I_C
/BE
#2
LAN_TD+LAN_TD-
LAN_RD-LAN_RD+
LAN_IDSEL
RJ45_RX-RJ45_RX+
AC
TIV
ITY#
LIN
K10
_100
#
ACTIVITY#
LAN_GND
LINK10_100#
LANGND
LAN_GND
AVDD-2
VCTRLAVDD25
VCTRL
GND
+2.5VLAN
GND
+2.5VLANAVDD25
+3VLAN
+3V
+12VALW
+3V
+3V
+3V
+3V+3VLAN+2.5VLAN
+2.5VLAN
+3VLAN
+3VLAN
+3VLAN
+3VS
+2.5VLAN
+3V
+3V
+3VLAN
+2.5VLAN
C312
18PF
12
C732
@0.1UF
12
C311
18PF
12
C249
.1UF
12
L25 4.7UH1 2
C257
4.7UF_10V_0805
12
L27 4.7UH1 2
C19.1UF
12
R2171.69K_1%
12
C18.1UF
12
U5
9346
1234
8765
CSSKDIDO
VCCNCNC
GND
U23
Pulse H0013
123456
161514131211
7 1098
RD+RD-CTNCNCCT
RX+RX-CTNCNCCT
TD+ TX+TX-TD-
L28 4.7UH1 2
C12.1UF
12
U6
RTL8100-L1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
5049484746454443424140393837363534333231
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
81828384858687888990919293949596979899
100
AD
22G
ND
AD
21A
D20
AD
19V
DD
VD
D25
AD
18A
D17
AD
16C
BE
2BFR
AM
EB
IRD
YBTR
DYB
DE
VS
ELB
GN
DS
TOP
BP
ER
RB
SE
RR
BP
AR
CB
E1B
VD
DA
D15
AD
14A
D13
AD
12A
D11
AD
10A
D9
AD
8
AUXEECSEESKEEDI
EEDOAD0AD1GNDAD2AD3
VDD25VDDAD4AD5AD6
VDD25VDDAD7
CBE0BGND
LED
0LE
D1
NC
LED
2A
VD
D25
AV
DD
ISO
LATE
BG
ND
TXD
+TX
D-
AV
DD
AV
DD
25R
XIN
+R
XIN
-G
ND
RTS
ET
RTT
2R
TT3
GN
D X1
X2
AV
DD
AV
DD
25P
ME
BG
ND
VC
TRL
NC
NC
NC
VD
D25
INTABRSTBCLKGNTBREQBAD31AD30GNDAD29VDDAD28AD27AD26AD25AD24VDD25VDDCBE3BIDSELAD23
Y225 MHz
R52
0_1206
1 2
R238
@22
12
R224
5.6K
12
C324
@10PF
12
C295
.1UF
12
C348
.1UF
12
C306
.1UF
12
C347
1000PF
12
C304
.1UF
12
C367
.1UF
12
R222@15K
12
C369
1000PF
12
R227 @1K
1 2
C332
.1UF
12
R270 1001 2
C368
.1UF
12
C370
.1UF
12
C371
.1UF
12
C352
.1UF
12
C351
1000PF
12
C11 .1UF
1 2
C329
1000PF
12
C3334.7UF_10V_1206
C349
.1UF
12
C288
4.7UF_10V_1206
C21
.1UF
12
R187510_0603
1 2
R1875
12
47K
10K C
BE
Q20
DTA114YKA2
31
R1775
12
R18575
12
C248
1000P_2KV_1206
R186
510_0603
1 2
R18475
12
47K
10K C
BE
Q21
DTA114YKA2
31
R2450
12
JP5
AMP RJ45/RJ11 with LED
2
1
3
4
5
6
7
8
9
10
11
12
13
14
16
15
PR1-
PR1+
PR2+
PR3+
PR3-
PR2-
PR4+
PR4-
Green LED+
Green LED-
Amber LED-
Amber LED+
SHLD1
SHLD2
SHLD4
SHLD3
R2550
12
C731
@0.1U
Q65@2SA1036K
R484@0 1 2
R21
50
12
C730@22UF_16V_1206
12
R4850 1 2
R22
50
12
R563 @01 2
Q23FDV301
2
1 3
Q24
2N70022
13
R241
470K
1 2
R271
100K
12
EN_LAN#<33>
LAN_PME#<32>
CLK_PCI_LAN<12>
PCI_DEVSEL#<17,19,22,23,28,29>
PCI_IRDY#<17,19,22,23,28,29>PCI_TRDY#<17,19,22,23,28,29>
PCI_STOP#<17,19,22,23,28,29>
PCI_PAR<17,19,22,23,28,29>
PCI_PERR#<17,19,22,23,28>PCI_SERR#<17,19,22,23,28>
PCI_C/BE#3<17,22,23,28,29>PCI_C/BE#0 <17,22,23,28,29>
PIRQB#<17,19,23>
PCI_C/BE#1<17,22,23,28,29>
PCI_REQ#3<17,19>PCI_GNT#3<17,19>
PCI_FRAME#<17,19,22,23,28,29>PCI_C/BE#2<17,22,23,28,29>
PCI_AD[0..31]<17,22,23,28,29>
SUS_STAT#<15,17,25,34>
PCIRST#<8,15,17,19,20,22,23,24,25,28,29,34>CBRST#<15,22,23,24,28,29>
檔
A B C
C
D
D
E
E
1 1
2 2
3 3
4 4
TSB43AB22 USE
For TSB43AA22C657,C605change to 0ohm to shortto GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL ANDTRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
PROPRIETARY NOTELA-1441 0.2
IEEE 1394 Interface (RESERVE)
Compal Electronics, Inc.
B
22 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
PCI_C/BE#2PCI_C/BE#3
PCI_PAR
1394_IDSEL
PCI_AD16
PCI_SERR#
CLK_PCI_1394
1394_PME#
PCIRST#TPA0-TPA0+
TPBIAS0
TPB0-
TPB0-TPB0+
TPA0+TPA0-
TPB0+
PCI_AD[0..31]
CLK_PCI_1394
1394_IDSEL
PLLVDD
PCI_AD0PCI_AD1PCI_AD2PCI_AD3PCI_AD4PCI_AD5PCI_AD6PCI_AD7PCI_AD8PCI_AD9PCI_AD10PCI_AD11PCI_AD12PCI_AD13PCI_AD14PCI_AD15PCI_AD16PCI_AD17PCI_AD18PCI_AD19PCI_AD20PCI_AD21PCI_AD22PCI_AD23PCI_AD24PCI_AD25PCI_AD26PCI_AD27
PCI_AD31PCI_AD30PCI_AD29PCI_AD28
PCI_C/BE#0PCI_C/BE#1
+3V
+3V
+3V
+3V
+3V
+3V
C649
.01UF
12
Y4
@ 24.576MHz C655
@ 15PF
1 2
C656
@ 15PF
1 2
R453@ 6.34K_1%
R475 @ 1001 2
R399@ 56.2_1%
R394 @ 56.2_1%
R387@ 5.11K_1%
C585 @ 220PF
R400@ 56.2_1%
R395@ 56.2_1%
JP12
@Molex SD-54030-0411
1234
1234
R434 @ 1K1 2
C650 @ 0.1UF1 2
C654
@10PF
R462
@22
12
RP31@ 8P4R_4.7K1 82 73 64 5
R423 @ 2201 2R422 @ 2201 2
R437 @ 2201 2R439 @ 2201 2R441 @ 2201 2R442 @ 2201 2
R424 @ 2201 2
R459@ 1K1 2
R458 @ 1K1 2
12
12
C632
.1UF
12
C653@ 4.7UF_10V_0805
12
R411@ 220
12
R410@ 220
12
C646 @ 0.1UF1 2
L45
@ 0_08051 2
C652@ 0.01UF
12
TSB43AB22
POWER CLASS
OSCILLATOR
PHY PORT 2
BIAS CURRENT
FILTER
PHY PORT 1
EEPROM 2 WIRE BUS
PCI BUS INTERFACE
U48@ TSB43AB22
13
161819
21
2224252628293132
36
3738404142434546
495052535456
84828180797776747170696766656361
5857
106
125124123122121
116115114113112
3
4
118
119
7
15273951597288100
12107108120
109
110
111
117
126
127
44 55 64 688 9 75 83 93 103
128
10 1186
9495
96
101
87
85
14
17 23 30 33
102104105
8990
12
6
5
20 35 48 62 78
92
91
999897
34476073
PCI_INTA
PCI_CLKPCI_GNTPCI_REQ
PCI_PME
PCI_AD31PCI_AD30PCI_AD29PCI_AD28PCI_AD27PCI_AD26PCI_AD25PCI_AD24
PCI_IDSEL
PCI_AD23PCI_AD22PCI_AD21PCI_AD20PCI_AD19PCI_AD18PCI_AD17PCI_AD16
PCI_FRAMEPCI_IRDYPCI_TRDYPCI_DEVSELPCI_STOPPCI_PERR
PCI_AD0PCI_AD1PCI_AD2PCI_AD3PCI_AD4PCI_AD5PCI_AD6PCI_AD7PCI_AD8PCI_AD9PCI_AD10PCI_AD11PCI_AD12PCI_AD13PCI_AD14PCI_AD15
PCI_PARPCI_SERR
CPS
TPBIAS1TPA1+TPA1-TPB1+TPB1-
TPBIAS0TPA0+TPA0-
TPB0 +TPB0 -
FILTER0
FILTER1
R0
R1
PLLVDD
DVDDDVDDDVDDDVDDDVDDDVDDDVDDDVDD
AVDDAVDDAVDDAVDDAVDD
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
DG
ND
DG
ND
DG
ND
DG
ND
PLL
GN
D1
PLL
GN
D2
DG
ND
DG
ND
DG
ND
DG
ND
AG
ND
TES
T17
TES
T16
CYC
LEO
UT
TEST9TEST8
TES
T7
TEST3
CYC
LEIN
PCI_RST
G_RST
DG
ND
DG
ND
DG
ND
DG
ND
TEST2TEST1TEST0
GPIO3GPIO2
PCI_CLKRUN
X0
X1
VD
DP
VD
DP
VD
DP
VD
DP
VD
DP
SDA
SCL
PC0PC1PC2
PCI_C/BE3PCI_C/BE2PCI_C/BE1PCI_C/BE0
C590
@ 0.33UF
12
R425 @ 2201 2
C651
.1UF
12
C631
.01UF
12
C609
.1UF
12
C614
.01UF
12
C645
.01UF
12
C640
.01UF
12
C642
.1UF
12
PCI_C/BE#0<17,21,23,28,29>PCI_C/BE#1<17,21,23,28,29>PCI_C/BE#2<17,21,23,28,29>PCI_C/BE#3<17,21,23,28,29>
PCI_PAR<17,19,21,23,28,29>
PCI_REQ#0<17,19>PCI_GNT#0<17,19>
PCI_SERR#<17,19,21,23,28>
CLK_PCI_1394<12>
1394_PME#<32>
PM_CLKRUN#<17,19,23,25,28,29,32>PCIRST#<8,15,17,19,20,21,23,24,25,28,29,34>
PIRQA#<15,17,19,23>
PCI_AD[0..31]<17,21,23,28,29>
PCI_FRAME#<17,19,21,23,28,29>PCI_IRDY#<17,19,21,23,28,29>PCI_TRDY#<17,19,21,23,28,29>
PCI_DEVSEL#<17,19,21,23,28,29>PCI_STOP#<17,19,21,23,28,29>PCI_PERR#<17,19,21,23,28>
CBRST#<15,21,23,24,28,29>
檔
A B C
C
D
D
E
E
1 1
2 2
3 3
4 4
Slot
B
Slot
A
PCI
Interface
Power
GND
PCI1420CARDBUS
IRQ/DMA
Placement nearto PCMCIAcontroller
Placement nearto PCMCIAcontroller
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
LA-1441 0.2
CardBus TI 1420
Compal Electronics, Inc.
B
23 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
S2_D0 S1_D0S2_D1 S1_D1S2_D2 S1_D2S2_D3 S1_D3S2_D4 S1_D4S2_D5 S1_D5S2_D6 S1_D6S2_D7 S1_D7S2_D8 S1_D8S2_D9 S1_D9S2_D10 S1_D10S2_D11 S1_D11S2_D12 S1_D12S2_D13 S1_D13S2_D14 S1_D14S2_D15 S1_D15
S2_A0 S1_A0S2_A1 S1_A1S2_A2 S1_A2S2_A3 S1_A3S2_A4 S1_A4S2_A5 S1_A5S2_A6 S1_A6S2_A7 S1_A7S2_A8 S1_A8S2_A9 S1_A9S2_A10 S1_A10S2_A11 S1_A11S2_A12 S1_A12S2_A13 S1_A13S2_A14 S1_A14S2_A15 S1_A15
S2_A16 SB_A16 SA_A16 S1_A16S2_A17 S1_A17S2_A18 S1_A18S2_A19 S1_A19S2_A20 S1_A20S2_A21 S1_A21S2_A22 S1_A22S2_A23 S1_A23S2_A24 S1_A24S2_A25 S1_A25
S2_BVD1 S1_BVD1S2_BVD2 S1_BVD2S2_CD1# S1_CD1#S2_CD2# S1_CD2#S2_RDY# S1_RDY#S2_WAIT# S1_WAIT#S2_WP S1_WPS2_INPACK# S1_INPACK#
S1_VS2
S2_RST
PCM_PME#
S1_A[0..25]S2_D[0..15]
S1_D[0..15]
S2_A[0..25]
S2_WP
S1_WP
S1_A23
S2_A23
S1_VS1S2_VS1S2_VS2
S1_RST
PC
M_IN
TB#
PC
M_IN
TA#
PCM_INTB#
PCM_INTA#
CBRST#
PCM2_LED
PCM1_LED
PCI_AD5
PCI_AD20
PCI_AD4
PCI_AD1
PCI_AD3
PCI_AD2
PCI_AD12
PCI_AD14
PCI_AD8
PCI_AD15
PCI_AD0
PCI_AD22
PCI_AD21
PCI_AD19
PCI_AD[0..31]
PCI_AD20
PCI_AD31
PCI_AD11
PCI_AD10
PCI_AD28
PCI_AD27
PCI_AD7
PCI_AD30
PCI_AD25
PCI_AD26
PCI_AD16
PCI_AD29
PCI_AD18
PCI_AD13
PCI_AD9
PCI_AD17
PCI_AD24
PCI_AD23
PCI_AD6
+3V
+3V
+3V
+3V
+3V
+3V
+12VS
S2_VCC
S1_VCC
+3V
S1_VCC
S1_VCC
S2_VCC
S2_VCC
+3V
+3V
Q60 2N70022
13
R478
100K
1 2
R463
47
1 2
R474100
12
R466
47
1 2
R473
@33
12
C669.1UF
12
C666.1UF
12
C6901000PF
12
C6921000PF
12
C691.1UF
12
C693.1UF
12
C6871000PF
12
C6881000PF
12
C664 .1UF1 2
C681 .1UF1 2
C668.1UF
12
C667.1UF
12
C695
@10PF
12
D27 RB751V
2 1
R470 22K1 2
R468 22K
R435 22K1 2
R177 22K
R307 22K
R47722K
D41
RB751V
21
D40
RB751V
21
R47222K
U51
PCI1420-GHK
B12
A12
B11
C11
E13
C14
F11
E10
F10
A9
B9
F9A8
F1 F6B5
E6
A4
C12
E3
F5G6
E1
F2 A13
G5
H6
G3
G1
T19
U14
P18
N17
U15
N19M18
P15
M19
H19
F19
K17
P11
G17H15
J19
P12
K14
J5
K15
R19
L15L17
U13
L19
V12
M15
V13
W16
R12
K19
L18
H18
U12R11
H17J17
E12
G14G18H14
N18R17
P17
N14
P19
L14
U11
P2
L6
P6
R3
M6
W4
N2N6
P7
V9
W11
P8
L2
H1
R10
K6
V10
R8
J6
W7
K2
V7
P3
W6
W5
V6U6
K5
V5
J2
P9
U5
K3
N1
K1
W8
J3J1
R9
H2
V8
P10U10
W10
L5
N3
R1
P1
R2
T1
R7
E9
W13
R13
W15
B8
G2
J14U9
V14
K18
E18
F12
B10
E8
F13
E14
C15
B13
C6
B6
A6
F7 A7
B7
A14
C7
F8 A10
E2
A5
C8
A15
C13
E19
G15
F14
F17
W12
N15
G19
B14
A11
C9
E7
L3
M3L1M1
R14W14P14
W9 J15
F15
C5
H5
C10
E17
D19
A16
B15
E11
U7
M17
M5
D1
F3
P5
N5
R6
H3
M2
U8
M14
R18
V11
V15
J18
P13F1
8
AD
29A
D28
AD
27A
D26
AD
25
RIO
UT#
/PM
E#
AD
24A
D23
AD
22A
D21
AD
20A
D19
AD
17
AD
4
AD
15A
D14
AD
13A
D12
AD
11A
D10
AD
9A
D8
AD
7A
D6
AD
31
AD
5
AD
3A
D2
AD
1
A_A18/RSVD
A_OE#/CAD11
A_A16/CCLK
A_A23/CFRAME#
A_A17/CAD16
A_A24/CAD17A_A25/CAD19
A_A19/CBLOCK#
A_VS2#/CVS2
A_BVD1/CSTSCHG
A_D10/CAD31
A_REG#/CC/BE3#
A_D11/CAD2
A_D9/CAD30A_D8/CAD28
A_A0/CAD26
A_D13/CAD6
A_A1/CAD25
GN
D
A_A2/CAD24
A_WE#/CGNT#
A_A4/CAD22A_A5/CAD21
A_D15/CAD8
A_A6/CAD20
A_D12/CAD4
A_A7/CAD18
A_D7/CAD7
A_A8/CC/BE1#
A_D6/CAD5
A_A3/CAD23
A_RESET/CRST#
A_WP/CCLKRUN#
A_D5/CAD3A_D4/CAD1
A_CD2#/CCD2#A_READY/CINT#
AD
30
A_D2/RSVDA_D1/CAD29A_D0/CAD27
A_A12/CC/BE2#A_A13/CPAR
A_A21/CDEVSEL#
A_A14/CPERR#
A_A22/TRDY#
A_INPACK/CREQ#
A_D3/CAD0
GN
D
B_OE#/CAD11
B_A16/CCLK
B_A23/CFRAME#
B_A17/CAD16
B_A24/CAD17
B_A18/RSVDB_A19/CBLOCK#
B_VS2#/CVS2
B_BVD1/CSTSCHG
B_D10/CAD31
B_REG#/CC/BE3#
B_CE2#/CAD10
B_D11/CAD2
B_D9/CAD30
B_CE1#/CC/BE0#
B_D8/CAD28
B_A0/CAD26
B_D13/CAD6
B_A1/CAD25
B_D14/RSVD
B_A2/CAD24
B_WE#/CGNT#
B_A3/CAD23
B_RESET/CRST#
B_A4/CAD22B_A5/CAD21
B_D15/CAD8
B_A6/CAD20
B_D12/CAD4
GN
D
B_A7/CAD18
B_D7/CAD7
B_A8/CC/BE1#
B_D6/CAD5
B_WAIT#/CSERR#
B_D5/CAD3B_D4/CAD1
B_CD2#/CCD2#
B_D3/CAD0
B_READY/CINT#
B_D2/RSVDB_D1/CAD29B_D0/CAD27
B_IORD#/CAD13
B_A13/CPAR
B_A21/CDEVSEL#
B_A14/CPERR#
B_A22/CTRDY#
B_A12/CC/BE2#
B_INPACK/CREQ#
AD
18
A_D14/RSVD
A_CE2#/CAD10
A_IORD#/CAD13
AD
16
GN
D
A_WAIT#/CSERR#B_WP/CCLKRUN#
GN
DG
ND
GN
DG
ND
GN
DG
ND
DM
AG
NT#
/MFU
NC
5LO
CK
#/M
FUN
C4
IRQ
SE
R/M
FUN
C3
RE
Q#
PA
RS
ER
R#
PE
RR
#S
TOP
#IR
DY#
TRD
Y#R
STI
N#
DE
VS
EL#
FRA
ME
#
PC
LK
C/B
E0#
C/B
E1#
C/B
E2#
C/B
E3#
GN
T#
CLO
CK
SP
KO
UT
DA
TA
LATC
H
VC
CV
CC
VC
CV
CC
GR
ST#
VC
CV
CC
VC
C
B_A9/CAD14B_A10/CAD9B_A11/CAD12
A_A9/CAD14A_A10/CAD9
A_A11/CAD12
B_BVD2/CAUDIO A_BVD2/CAUDIO
INTA
#/M
FUN
C0
GN
D
AD
0
IDS
EL
INTB
#/M
FUN
C1
SU
SP
EN
D#
DM
AR
EQ
#/M
FUN
C2
CLK
RU
N#/
MFU
NC
6
VC
CP
VC
C
VC
CA
VC
CB
VC
CP
VC
C
B_A15/CIRDY#
B_A20/CSTOP#
B_A25/CAD19
B_CD1#/CCD1#
B_IOWR#/CAD15
B_VS1#/CVS1
A_A15/CIRDY#
A_A20/CSTOP#
A_CD1#/CCD1#
A_IOWR#/CAD15
A_VS1#/CVS1
A_CE1#/CC/BE0#V
CC
I
S1_D[0..15]<24>
S2_D[0..15]<24>S1_A[0..25]<24>
S2_A[0..25]<24>
PCI_SERR#<17,19,21,22,28>
S2_BVD1<24>S2_BVD2<24>S2_CD1#<24>S2_CD2#<24>S2_RDY#<24>S2_WAIT#<24>
S2_WP<24>S2_INPACK#<24>
S2_CE1#<24>S2_CE2#<24>S2_WE#<24>
S2_IORD#<24>S2_IOWR#<24>S2_OE#<24>
S2_REG#<24>S2_RST<24>
S2_VS1<24>S2_VS2<24>
PCI_AD[0..31]<17,21,22,28,29>
PCM_SUSP# <32>
PM_CLKRUN# <17,19,22,25,28,29,32>
INT_SERIRQ <17,19,25,32>
PCM_PME# <32>
S1_BVD1 <24>S1_BVD2 <24>S1_CD1# <24>S1_CD2# <24>S1_RDY# <24>S1_WAIT# <24>S1_WP <24>S1_INPACK# <24>
S1_CE1# <24>S1_CE2# <24>S1_WE# <24>S1_IORD# <24>S1_IOWR# <24>S1_OE# <24>
S1_REG# <24>S1_RST <24>
S1_VS1 <24>S1_VS2 <24>
PCM_SPK# <31>
CLK_PCI_CB<12>
SLATCH<24>
SLDATA<24>PCI_GNT#2<17,19>PCI_REQ#2<17,19>PCI_C/BE#3<17,21,22,28,29>PCI_C/BE#2<17,21,22,28,29>PCI_C/BE#1<17,21,22,28,29>PCI_C/BE#0<17,21,22,28,29>
PCI_FRAME#<17,19,21,22,28,29>PCI_DEVSEL#<17,19,21,22,28,29>
PCI_TRDY#<17,19,21,22,28,29>PCI_IRDY#<17,19,21,22,28,29>PCI_STOP#<17,19,21,22,28,29>PCI_PERR#<17,19,21,22,28>
PCI_PAR<17,19,21,22,28,29>
PCIRST#<8,15,17,19,20,21,22,24,25,28,29,34>
RTCCLK<15,17,24,29>
PIRQA# <15,17,19,22>
PIRQB# <17,19,21>
CBRST# <15,21,22,24,28,29>
PCM2_LED <33>
PCM1_LED <33>PCM_RI# <29>
檔
SOCKET
PCMCIA POWER CTRL.CARDBUS
W=40mils
W=40mils
W=30mils
W=30mils
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
+3V POWER
1.25V
4.926V
80 mils80 mils
LA-1441 0.2
FCI PCMCIA SOCKET
Compal Electronics, Inc
B
24 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
S2_VPP
S2_D[0..15]
S1_A[0..25]
S2_A[0..25]S1_D[0..15]
S1_VPP
CBRST#
S1_A8
S2_A18
S1_A21
S1_VS1
S2_A19
S2_A10
S1_A0
S2_CD2#
S1_A20
S2_A8
S2_D10
S2_RST
S2_RDY#
S2_D15
S1_A25
S2_D4
S1_IORD#
S2_A16
S1_BVD2
S2_A2
S1_CE2#
S1_D15
S2_A12
S1_D1
S1_A12
S1_D7
S1_A11
S1_INPACK#
S2_CD1#
S2_VS2
S1_D6
S2_A17
S2_A25
S2_A0
S1_A19
S2_BVD2
S1_IOWR#
S2_A15
S1_BVD1
S2_D5
S2_D7
S1_VS2
S1_RDY#
S2_WAIT#
S2_D6
S2_A14
S1_RST
S1_D10
S2_D8S2_D1
S2_IORD#
S2_D11
S1_REG#
S2_A24S1_A7
S1_D5
S1_D14
S1_A15
S1_D0
S1_A13
S2_CE1#
S1_A9
S1_OE#
S1_A18
S1_A6
S2_D2
S1_CD1#
S2_A9
S1_CD2#
S1_A5
S1_A16
S1_D12 S2_D12
S2_INPACK#
S2_A23
S1_A17
S2_VS1
S1_A24
S2_IOWR#
S2_A20
S1_D13
S1_D3
S1_A1
S1_D9
S2_WP
S1_A2
S2_D0
S1_D4
S2_D13
S1_D2
S1_D8
S2_D9
S2_A21
S2_A3
S1_WE#
S2_A4
S2_A13
S2_WE#
S1_A4
S1_D11
S2_A5
S1_A14
S1_A22
S2_BVD1
S2_D14
S1_WAIT#
S2_CE2#
S1_A3
S1_CE1#
S2_A7
S2_A1
S1_A10
S1_WP
S2_REG#
S2_A11
S2_A22
S2_A6
S2_OE#
S2_D3
S1_A23
S1_CD1#
S2_CD1#
S2_CD2#
S1_CD2#
CBRST#
+12V
+3V
S1_VCC
S2_VCC
S1_VPP
S2_VPP
S2_VPP
S1_VPP
S1_VPP S2_VPP
S1_VCC S2_VCC
S2_VCC
S1_VCC
+3V
+3V
+3V
+5V +5V_CBS
+5V_CBS
C226.1UF
1 2
C638.1UF
1 2
C660.1UF
1 2
C227.1UF
1 2
C225.1UF
1 2
C237
4.7UF_10V_0805
12
C240
4.7UF_10V_0805
12
C2311UF_25V_08051 2
C641.1UF
1 2
C229
.01UF
12
C659
1UF_25V_0805
12
R531@100K_1%
12
C233
.01UF
12
R532@34K_1%_0603
12
R455100K
1 2
C661
.1UF
12
C663
56PF
12
C228
1UF_25V_0805
12
C674
1000PF
12
C673
.1UF
12
[email protected]_0805
12
C234
56PF
12
C662
1000PF
12
U19
TPS2206AI/TPS2216
24
12
30
151617
354
23202122
26272829
25
7
891011
614
1913
18 12
12V
5V5V5V
3.3V3.3V3.3V
DATALATCHCLOCK
BVPPBVCCBVCCBVCC
NCNCNCNC
VCC_5V
12V
AVPPAVCCAVCCAVCC
RESETRESET#
BPWR_GOOD#APWR_GOOD#
OC# GND
C67810UF_16V_1206
C67110UF_16V_1206
C665
@1000PF1 2
C670
@1000PF1 2
C689
@1000PF1 2
C686
@1000PF1 2
U37A74LVC125
2 3
1147
C116
.1UF1
2
R348 01 2
R349 @01 2
R354
10K
12
U58
@MAX1857
1
4
8
5
7
3 6
2
IN
SHDN#
OUT
GND
OUT
RST# SET
IN
U59
@MAX1857
1
4
8
5
7
3 6
2
IN
SHDN#
OUT
GND
OUT
RST# SET
IN
C718@1UF_10V_0603
12
R533 @10K1 2
JP29
PAD-OPEN 4x4m
1 2
R534@10K
1 2
PCMC154PIN
JP19
A1A2A3A4A5A6A7A8A9
A10A11A12A13A14A15A16A17A18A19A20A21A22A23A24A25A26A27A28A29A30A31A32A33A34A35A36A37A38A39A40A41A42A43A44A45A46A47A48A49A50A51A52A53A54A55A56A57A58A59A60A61A62A63A64A65A66A67A68A69A70A71A72A73A74A75A76A77
B1B2B3B4B5B6B7B8B9B10B11B12B13B14B15B16B17B18B19B20B21B22B23B24B25B26B27B28B29B30B31B32B33B34B35B36B37B38B39B40B41B42B43B44B45B46B47B48B49B50B51B52B53B54B55B56B57B58B59B60B61B62B63B64B65B66B67B68B69B70B71B72B73B74B75B76B77
a1a35a2a36a3a37a4a38GNDa5a39a6a40a7a41GNDa8a42a9a43a10GNDa44a11a45a12a46GNDa13a47a14a48a15a49a16a50a17a51a18a52a19GNDa53a20a54a21a55a22GNDa56a23a57a24a58a25a59GNDa26a60a27a61a28a62a29GNDa63a30a64a31a65a32a66GNDa33a67a34a68
b1b35
b2b36
b3b37
b4b38
GNDb5
b39b6
b40b7
b41GND
b8b42
b9b43b10
GNDb44b11b45b12b46
GNDb13b47b14b48b15b49b16b50b17b51b18b52b19
GNDb53b20b54b21b55b22
GNDb56b23b57b24b58b25b59
GNDb26b60b27b61b28b62b29
GNDb63b30b64b31b65b32b66
GNDb33b67b34b68
OCCB#<33>
S1_D[0..15]<23>
S2_D[0..15]<23>
SLDATA<23>SLATCH<23>
RTCCLK<15,17,23,29>
S2_A[0..25]<23>
S1_A[0..25]<23>
S1_CD1#<23>
S1_CE1#<23>
S2_CD2# <23>S2_WP <23>
S2_BVD1 <23>
S2_BVD2 <23>
S2_REG# <23>
S2_INPACK# <23>
S2_WAIT# <23>
S2_VS2 <23>
S2_RST <23>
S2_RDY# <23>
S2_WE# <23>
S2_IOWR# <23>
S2_IORD# <23>
S2_VS1 <23>S2_OE# <23>S2_CE2# <23>
S2_CD1# <23>
S2_CE1# <23>
S1_IORD#<23>
S1_OE#<23>S1_CE2#<23>
S1_VS1<23>
S1_IOWR#<23>
S1_WE#<23>
S1_VS2<23>
S1_RDY#<23>
S1_RST<23>
S1_WAIT#<23>
S1_INPACK#<23>
S1_REG#<23>
S1_BVD2<23>
S1_BVD1<23>
S1_WP<23>S1_CD2#<23>
PCMRST# <33>
PCIRST#<8,15,17,19,20,21,22,23,25,28,29,34>
G_RST#<32>
CBRST# <15,21,22,23,28,29>
檔
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
SUPER I/O SMsC FDC47N227
10V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL ANDTRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
PROPRIETARY NOTE
Base I/O Address0 = 02Eh1 = 04Eh
*
LA-1441 0.2
LPC SUPER I/O SMSC FDC47N227
Compal Electronics, Inc.
B
25 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
LPD[0..7]
CTS#2DSR#2DCD#2RI#2
DCD#1RI#1DTR#1CTS#1RTS#1DSR#1TXD1RXD1
DCD#1RI#1CTS#1DSR#1
LPC_AD[0..3]
LPTSLCT
LPD3
LPD6LPD7
CTS#2
RTS#1CTS#1
INDEX#
MTR0#
FDDIR#
DSKCHG#
CLK_SIO14
DSR#2
CLK_LPC_SIO
LPC_AD0LPD1LPD2
RXD1
WP#
WDATA#WGATE#
CLK_SIO14
LPTERR#
LPTBUSYLPTPE
CLK_LPC_SIO
RDATA#
LPD0LPC_AD1LPC_AD2LPC_AD3
STEP#
RI#1
TXD1
DRV0#
TRACK0#
HDSEL#
DSR#1
DTR#1
LPTACK#
LPD4LPD5
RI#2DCD#2
DCD#1
LPC_RST#
LPC_RST#
LPCRST
LPCRST
+3VS
+3VS
+5V
+3VS
+3VS
+5VS
+3VS
+3VS
+3V
R249
10
12
C339
15PF12
R208 1K1 2
R223 1K1 2
R195 10K1 2
JP24
@96212-1011S
123456789
10
12345678910
D45RB751V
21
R228
@33
12
R520 10K1 2
C307
@22PF12
RP10
8P4R_4.7K
1 82 73 64 5
R213 1K1 2
RP11
8P4R_4.7K
1 82 73 64 5
R196 10K1 2
R209 10K1 2
R247 10K12
C294
.1UF
12
C338
.1UF
12
R248 10K1 2
U29
SMsC LPC47N227
3028
1
13
3
5
89
1011
1415
16
12
4
2
8382
81
66
67
80
797877
6869707172737475
19
95
92
96
94
979899100
849190
8586878889
7316076
65
29
636162
53
20212223
2425
2627
18
17
93
632333435363738394041424344454647
48
49
50
5152
545556575859
64
SIRQCLKRUN#
DRVDEN0
INDEX#
MTR0#
DS0#
DIR#STEP#
WDATA#WGATE#
TRK0#WRTPRT#
RDATA#
HDSEL#
DSKCHG#
DRVDEN1
STROBE#/DS0#AUTOFD#/DRVDEN0#
ERROR#/HDSEL#
INIT#/DIR#
SLCTIN#/STEP#
ACK#/DS1#
BUSY/MTR1#PE/WDATA#
SLCT/WGATE#
PD0/INDEX#PD1/TRK0
PD2/WRTPRT#PD3/RDATA#
PD4/DSKCHG#PD5
PD6/MTR0#PD7
CLK14
RXD2
RI2#
TXD2
DCD2#
DSR2#RTS2#CTS2#DTR2#
RXD1DCD1#
RI1#
TXD1DSR1#RTS1#CTS1#DTR1#
VSSVSSVSSVSS
VCC
PCICLK
IRMODE/IRRX3IRRX2IRTX2
VCC
LAD0LAD1LAD2LAD3
LFRAME#LDRQ#
PCIRST#LPCPD#
VTR
IO_PME#
VCC
GPIO24GPIO30GPIO31GPIO32GPIO33GPIO34GPIO35GPIO36GPIO37GPIO40GPIO41GPIO42GPIO43GPIO44GPIO45GPIO46GPIO47
GPIO10
GPIO11/SYSOPT
GPIO12/IO_SMI#
GPIO13/IRQIN1GPIO14/IRQIN2
GPIO15GPIO16GPIO17GPIO20GPIO21GPIO22
GPIO23/FDC_PP
U55
NC7WZ14
1
3
5 6
4
2
A1
A2
VCC Y1
Y2
GND
R518 10K1 2
R52410K
1 2
C713.1UF
1 2
C714
.1UF
12
C276
.1UF
12
C278
4.7UF_10V_0805
LPD[0..7] <26>
LPTBUSY <26>LPTPE <26>LPTSLCT <26>LPTERR# <26>LPTACK# <26>INIT# <26>LPTAFD# <26>LPTSTB# <26>SLCTIN# <26>
CLK_LPC_SIO<12>
LPC_FRAME#<17,32>LPC_DRQ#1<17,19>
LPC_AD[0..3]<17,32>
IRMODE <26>
IRTXOUT <26>IRRX <26>
3MODE# <20>
WP# <20>
PID1<15>
MTR0# <20>
RDATA# <20>
PCIRST#<8,15,17,19,20,21,22,23,24,28,29,34>
PID0<15>
INDEX# <20>
INT_SERIRQ<17,19,23,32>
DRV0# <20,33>
PM_CLKRUN#<17,19,22,23,28,29,32>
STEP# <20>FDDIR# <20>
WGATE# <20>
CLK_SIO14<12>
WDATA# <20>
TRACK0# <20>
PID3<15>
HDSEL# <20>
DSKCHG# <20>
SUS_STAT#<15,17,21,34>
PID2<15>
RXD1<29>TXD1<29>
DSR#1<29>RTS#1<29>CTS#1<29>DTR#1<29>
RI#1<29>DCD#1<29>
LPC_RST# <32>
BT_DET#<27>
檔
PARALLEL PORT
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
FIR Module
The component's most placecloely IRDA MODULE.
W=40mils1/4W
W=40mils
(R561 For VCH ONLY)
LA-1441 0.2
PARALLEL PORT & FIR MODULE
Compal Electronics, Inc.
26 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
LPD3 FD3LPD2 FD2LPD1 FD1LPD0 FD0
LPD7 FD7LPD6 FD6LPD5 FD5LPD4 FD4
LPD[0..7]
LPTSTB#
AFD#/3M#
LPTSLCTIN#
FD3FD1
FD3
LPTSLCTIN#LPTINIT#LPTERR#
FD1FD0
FD2
FD6FD7
FD5FD4
LPTERR#
FD1
FD2
LPTSLCTIN#
LPTINIT#
FD0
AFD#/3M#
LPTERR#
FD2
LPTINIT#
AFD#/3M#
FD3
FD0
LPTSLCTIN#
LPTINIT#
FD7
FD6
LPTSLCT
LPTBUSYLPTACK#
FD5FD4
LPTBUSY
FD7FD6
LPTPE
LPTACK#
LPTSLCT
LPTPE
FD5
FD4
IRTXOUT
IRMODE
IRRX
LPTPE
LPTACK#
LPTSLCT
LPTBUSY+5V_PRN
+5V_PRN
+5V_PRN
+5V_PRN
+5V_PRN
+5VS
+3VS
+3VS
FIR_VCC
RP5
8P4R_68
1 82 73 64 5
RP6
8P4R_68
1 82 73 64 5
R188331 2
R18933
1 2
CP2
8P4C_220PF
1 82 73 64 5
C251220PF
R190
33
R1922.2K
RP810P8R_2.7K
10 9 8 7 6
1 2 3 4 5
RP710P8R_2.7K
10 9 8 7 6
1 2 3 4 5
CP1
8P4C_220PF
1 82 73 64 5
CP4
8P4C_220PF
1 82 73 64 5
CP3
8P4C_220PF
1 82 73 64 5
JP4LPTCN-25
1325122411231022
921
820
719
618
517
416
315
214
1
R191
33
+ C259
@68UF_4V_B2
12
D4
RB420D
2 1
R56110K
12
U1
@HSDL-3600
1
27
10
5
4
3
8
9
6
VCC
AGNDGND
LEDA
MODE1
MODE0
FIR_SEL
RXD
TXD
N.C
[email protected]_1206
12C1
@.47UF
12
R4 @10K1 2
R3 @10K1 2
[email protected]_1206
12+C7
@68UF_4V_B2
12
LPTACK#<25>
LPTBUSY<25>
LPTSLCT<25>
LPTERR#<25>
LPD[0..7]<25>
LPTPE<25>
INIT#<25>
SLCTIN#<25>
LPTSTB#<25>
LPTAFD#<25>
IRRX <25>
IRTXOUT <25>
IRMODE<25>
檔
4516
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
4516
4516
Bluetooth
USB PORT
LA-1441 0.2
USB PORT & BLUE TOOTHCompal Electronics, Inc
B
27 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
USB0_D-USB0_D+
USB_AGND
USB2_D-
USB3_D-USB3_D+
USB2_D+USB_BGND
USB_CGND
USB1_D-USB1_D+
+5VS
USB_VCCA
+5VS
USB_VCCB
BT_VCC
BT_VCC
+3VALW+5VALW
+5VS
USB_VCCC
R353
470K
12
R355
560K
12
C560
1000PF
12
F2
POLYSWITCH_0.75A
L14CHB4516G750_1806
12
L15FBM-160808-121T
1 2
+C281
150UF_E
C272
.1UF
12
R203
470K
12
C725
47PF
12
R204
560K
12
C724
47PF
12
C273
1000PF
12
C198
@.1UF
12
22K
22KQ40
@DTC124EK
2
13
R163@100K
12
C171
@.1UF
12
C172
.1UF
12
C721
47PF
12
Q10@SI2301DS
2
13
C720
47PF
12
+ C201
@4.7UF_10V_1206
12
R171
100K
12
F3
POLYSWITCH_0.75A
L13CHB4516G750_1806
12
L19 FBM-160808-121T1 2
L18FBM-160808-121T
1 2
+C267
150UF_E
C263
.1UF
12
C271
.1UF
12
R194
470K
12
R197
560K
12
C279
1000PF
12
JP15
@ HRS DF15-08-20DS-065V
1 23 45 67 89 10
1214
111315 161719
1820
C275
.1UF
12
JP1
SUYIN 2553A-0BG5T-A
12345678
L16FBM-160808-121T
1 2
C723
47PF
12
C722
47PF
12
F4
POLYSWITCH_0.75A
L35CHB4516G750_1806
12
L36 FBM-160808-121T1 2
L34FBM-160808-121T
1 2
+C153
150UF_E
JP9
SUYIN USB Connector 2569A-04G3T-B
1234
C208
.1UF
12
C535
.1UF
12
USB_PN0<18>USB_PP0<18>
USB_OC#0<18>
USB_PP1<18>USB_PN1<18>
USB_OC#1<18>
RFOFF#<33,34>
BT_RESET#<33>
USB_PN2<18>
BT_WAKE_UP<33>BT_DETACH<33>
USB_PP3<18>USB_PN3<18>
USB_OC#3<18>
USB_PP2<18> BT_DET# <25>
檔
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
LAN RESERVED
W=40mils
TIP
0603
LAN RESERVED
W=40mils
W=20mils
0603
W=30mils
W=40mils
RING
0603
W=30mils
W=30mils
LA-1441 0.2
MINI_PCICompal Electronics, Inc
B
28 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
PCIRST#
PCI_AD18
PCI_C/BE#1
PCI_AD17PCI_C/BE#2
PIRQD#
PCI_AD19
PCI_AD23CLK_MINIPCI
PCI_REQ#1
PCI_AD25
PCI_C/BE#3
PCI_AD12
PCI_AD5
PCI_PERR#
MINI_RST#
PCI_AD27
PM_CLKRUN#
PCI_AD14
PCI_AD3
PCI_AD7
PCI_IRDY#
PCI_SERR#
MINI_RST#
PIRQC#
PCI_AD21
PCI_AD8
MINI_IDSEL
CLK_MINIPCI
PCI_AD31PCI_AD29
PCI_AD10
PCI_AD1
PCI_STOP#
PCI_AD16
PCI_DEVSEL#
PCI_AD2
PCI_AD20PCI_PAR
PCI_C/BE#0
PCI_AD15PCI_AD13
PCI_AD9
PCI_AD6
PCI_AD0
PCI_AD4
PCI_AD11
PCI_AD18
PCI_FRAME#PCI_TRDY#
PCI_AD22
PCI_AD24
PCI_AD30
PCI_AD26PCI_AD28
PCI_REQ#4
+3V
+3.3VAUX+3VALW
+5VALW
+3VS_MINIPCI
+3V
+5VS_MINIPCI
+3.3VAUX
+5VS_MINIPCI
+5VS
+3VS_MINIPCI
+3V+3VS_MINIPCI
+5VS_MINIPCI
+5VS_MINIPCI
+3.3VAUX
+3V
C181
.1UF
C232
.1UF
L7 0_06031 2
L8
CHB1608B121
1 2
L9
CHB1608B121
1 2
KEY KEY
JP18
Mini-PCI SLOT
1 2
3 45 67 89 10
11 1213 1415 1617 1819 2021 2223 2425 2627 2829 3031 3233 3435 3637 3839 4041 4243 4445 4647 4849 5051 5253 5455 5657 5859 6061 6263 6465 6667 6869 7071 7273 7475 7677 7879 8081 8283 8485 8687 8889 9091 9293 9495 9697 9899 100
101 102103 104105 106107 108109 110111 112113 114115 116117 118119 120121 122123 124
1 2
3 45 67 89 1011 1213 1415 1617 1819 2021 2223 2425 2627 2829 3031 3233 3435 3637 3839 4041 4243 4445 4647 4849 5051 5253 5455 5657 5859 6061 6263 6465 6667 6869 7071 7273 7475 7677 7879 8081 8283 8485 8687 8889 9091 9293 9495 9697 9899 100101 102103 104105 106107 108109 110111 112113 114115 116117 118119 120121 122123 124
C592@1UF_25V_0805
12
C629@1UF_25V_0805
12
R454
@100K
1 2
R169@10
12
C180@33PF
12
C236
@.1UF
12
C175
@.1UF
12
C224
.1UF
12
C200
.1UF
12
C191
.1UF
12
C179
.1UF
12
C17710UF_16V_1206
DSG
Q54@SI2301DS
2
13R385
01 2
R168 01 2
R164 @01 2
R48 1001 2
C178@10UF_16V_1206
U61
7SH08FU
1
2
3
4
5
C173
@1000PF
12
C728
.1UF
1 2
PCIRST# <8,15,17,19,20,21,22,23,24,25,29,34>
EN_WOL#<32>
CBRST# <15,21,22,23,24,29>
PIRQC# <17,19,29>
CLK_MINIPCI<12>
PCI_AD14<17,21,22,23,29>
PCI_AD12<17,21,22,23,29>
PCI_AD5<17,21,22,23,29>
PM_CLKRUN#<17,19,22,23,25,29,32>
PCI_AD3<17,21,22,23,29>
PCI_AD27<17,21,22,23,29>
WLANPME# <32>
PCI_IRDY#<17,19,21,22,23,29>
PCI_AD29<17,21,22,23,29>
PCI_AD8<17,21,22,23,29>
PCI_GNT#1 <17,19>
PCI_C/BE#2<17,21,22,23,29>
PCI_REQ#1<17,19>
PCI_C/BE#3<17,21,22,23,29>
PCI_AD31<17,21,22,23,29>
PCI_AD17<17,21,22,23,29>
PCI_SERR#<17,19,21,22,23>
PCI_C/BE#1<17,21,22,23,29>PCI_PERR#<17,19,21,22,23>
PCI_AD7<17,21,22,23,29>
PCI_AD10<17,21,22,23,29>
PCI_AD25<17,21,22,23,29>
PIRQD#<17,19,29>
PCI_AD23<17,21,22,23,29>
PCI_AD21<17,21,22,23,29>PCI_AD19<17,21,22,23,29>
PCI_AD1<17,21,22,23,29>
PCI_AD0 <17,21,22,23,29>PCI_AD2 <17,21,22,23,29>PCI_AD4 <17,21,22,23,29>PCI_AD6 <17,21,22,23,29>
PCI_C/BE#0 <17,21,22,23,29>PCI_AD9 <17,21,22,23,29>
PCI_AD11 <17,21,22,23,29>PCI_AD13 <17,21,22,23,29>PCI_AD15 <17,21,22,23,29>
PCI_DEVSEL# <17,19,21,22,23,29>
PCI_STOP# <17,19,21,22,23,29>PCI_TRDY# <17,19,21,22,23,29>PCI_FRAME# <17,19,21,22,23,29>
PCI_AD16 <17,21,22,23,29>PCI_AD18 <17,21,22,23,29>PCI_PAR <17,19,21,22,23,29>PCI_AD20 <17,21,22,23,29>PCI_AD22 <17,21,22,23,29>
PCI_AD24 <17,21,22,23,29>PCI_AD26 <17,21,22,23,29>PCI_AD28 <17,21,22,23,29>
PCI_AD30 <17,21,22,23,29>
PCI_GNT#4 <17,19>PCI_REQ#4<17,19>
WL_OFF#<33>
KILL_SW<33,34>
檔
SD Transfer Conn.
Compal Electronics, Ltd.
When the serialROM interface isnot applied needpull up.
LA-1441 0.2
TOSHIBA SD+SM(RESERVE)B
29 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
PCI_AD0PCI_AD1PCI_AD2PCI_AD3PCI_AD4PCI_AD5PCI_AD6PCI_AD7PCI_AD8PCI_AD9PCI_AD10PCI_AD11PCI_AD12PCI_AD13PCI_AD14PCI_AD15PCI_AD16PCI_AD17PCI_AD18PCI_AD19PCI_AD20PCI_AD21PCI_AD22PCI_AD23PCI_AD24PCI_AD25PCI_AD26PCI_AD27
PCI_AD31PCI_AD30PCI_AD29PCI_AD28
PCI_C/BE#2PCI_C/BE#3
PCI_C/BE#0PCI_C/BE#1
PCTRST#
CLK_PCI_SD/SM
PCI_AD22 IDSEL0PCI_AD22 IDSEL1
PCI_AD[0..31]
CLK_PCI_SD/SM
FCMODE
PWRST#
SMD0SMD1SMD2SMD3SMD4SMD5SMD6SMD7SM_CLESM_ALESM_CE#SMWE#SM_RE#SM_WP#SM_R/B#SMCD#SM_LVD
SMVC3EN
SMD0SMD1SMD2SMD3
SMD4SMD5SMD6SMD7
SM_CLESM_ALESM_WP#SM_LVD
SDCD0SDCD1SDCD2SDCD3SDCMD
SDCD0SDCD2
SDCLKSDCMDSDCD# SDWPSDPWR
SDCD3SDCD1
DCD#1 RI#1DTR#1CTS#1
RTS#1
DSR#1TXD1
RXD1
SUSP# COM_RI#
COM_RI#
IDSEL1
SMCD# SMEJSW#
SDLED
IDSEL0
SMEJSW#SMWPD#
SM_R/B#
SM_RE#SMWE#SM_CE#
SM_LED
PWRST#
FCMODESMD7
SMWPD#
SM_LVD
SMD2
SM_ALE
SM_R/B#
SM_CE#
SM_RE#
SMD1
SMD6
SMWE#
SMD5
SM_CLE
SMD4
SMD3
SM_WP#
SMD0
SMCD#
SMVC3EN
SM_LED+3V
+3V+3V
+3V
+5V
+3V
+3V
+3V
+3V
+3V +3V
+3V
+3V
+3V
SMC_VCC
SMC_VCC
SMC_VCC
+3V+3V
+3V
+3V
+3V
+3V
SMC_VCC
+3V SMC_VCC
+5VS
C716 @ 0.1UF12
R490 @100K1 2
R488 @10K1 2
R499 @100K1 2
R487 @100K1 2
R500 @100K1 2
C726 @1000PF1 2
R502 @100K1 2
JP14
@SmartMedia Slot
1
2
3
4
5
6
7
8
9
10
1112
13
14
15
16
17
18
19
20
21
22
2324
VSS
CLE
ALE
WE#
WP#
I/O0
I/O1
I/O2
I/O3
VSS
PCD#VCC
I/O4
I/O5
I/O6
I/O7
LVD
GND
RDY
RD#
CE#
VCC
GNDWPRO#
R501 @100K1 2
U52
@RT9701-CB
34
15
2
VINVIN/CE
VOUTVOUT
GND
R504 @100K1 2
C708@ 0.1UF
12
D43
@RB751V
2 1
R535
@1K
12
R509@10K
12
C717
@10UF_16V_1206
R510@10K
12
C709
@1000PF
12
G
D
S
Q62@2N7002
2
13
D46@HSMB-C110 BLUE
21
R498 @100K1 2
R514 @100K1 2
10K
47KQ64
@DTC114YKA
2
13
R523 @ 01 2
R543 @110
12
R536@0
1 2
R537 @100K1 2R538 @100K1 2R539 @100K1 2R540 @100K1 2R541 @100K1 2
R542 @0
1 2
R546 @01 2
R547 @0
1 2
RP35
@8P4R_100K*
1 82 73 64 5
R508 @01 2
R505 @100K1 2
JP28
@SD/COM
1 23 45 67 89 1011 1213 1415 1617 1819 2021 2223 2425 2627 2829 30
RP36
@8P4R_100K*
1 82 73 64 5
RP34
@8P4R_100K*
1 82 73 64 5
R503 @100K1 2
PCI I/FSD CARD I/F
Smar
tMed
ia I
/FSy
stem
I/F
GPIO
I/F
Test
Pin
s
Power
GND
U53
@TC6371AF
535251504847464542414038373635342221201918161514109875432
433231113024252629
13120
5527
125123121122128
10110283858998
10410569
8690939599969491757877807984821008873741071091067271
61626364
59565758686766
6 17 28 39 49 60 70 81 92 103
113
124
1 12 23 33 44 54 65 76 87 97 108
118
110111112114115116117119
126127
AD0AD1AD2AD3AD4AD5AD6AD7AD8AD9AD10AD11AD12AD13AD14AD15AD16AD17AD18AD19AD20AD21AD22AD23AD24AD25AD26AD27AD28AD29AD30AD31CBE0#CBE1#CBE2#CBE3#PARFRAME#IRDY#TRDY#STOP#
IDSEL0IDSEL1
CLKRUN#DEVSEL#PCICLKPCIRST#INTA#INTB#PME#
SDCD0SDCD1SDCD2SDCD3SDCMDSDCLKSDCD#SDWPSDPWR
SMD0SMD1SMD2SMD3SMD4SMD5SMD6SMD7
SMCLESMALESMCE#
SMWE#SMRE#
SMWP#SMRB#SMCD#SMLVD
SMWPD#SMEJSW#
SMLED#SMLOCK#SMEJCT#SMVC3ENSMVC5EN
TEST0TEST1TEST2TEST3
CLK32PWRST#
SUSPEND#FCMODEROM_CSROM_SK
ROM_D
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
GPIO0GPIO1GPIO2GPIO3GPIO4GPIO5GPIO6GPIO7
NCNC
R506 @100K1 2
R494 @10K
1 2
RP37
@8P4R_100K*
1 82 73 64 5
R486 @1M1 2
@NC7S14
U62
5
4
3
2
1VCC
OUTPUT
GND
INPUT
NC
C729
@.1UF
1 2
R545
@1K
12
C699
1000PF
12
C700
.1UF1
2
C707
.1UF
12
C702
.1UF
12
C698
.1UF
12
C703
.1UF
12
C706
1000PF
12
C701
1000PF
12
R497 @1001 2
C705
.1UF
12
R496 @1001 2
C704
1000PF
12
C711@10PF
R526 @01 2
R511@22
1 2
R493 @10K
1 2
R491 @100K1 2
R525 @10K
1 2
R492 @100K1 2
PCI_C/BE#0<17,21,22,23,28>PCI_C/BE#1<17,21,22,23,28>PCI_C/BE#2<17,21,22,23,28>PCI_C/BE#3<17,21,22,23,28>
PCI_PAR<17,19,21,22,23,28>
SM/SD_PME#<32>
PM_CLKRUN#<17,19,22,23,25,28,32>
PCIRST#<8,15,17,19,20,21,22,23,24,25,28,34>PIRQD#<17,19,28>
PCI_FRAME#<17,19,21,22,23,28>PCI_IRDY#<17,19,21,22,23,28>PCI_TRDY#<17,19,21,22,23,28>
PCI_DEVSEL#<17,19,21,22,23,28>
PIRQC#<17,19,28>
CLK_PCI_SD/SM<12>
PCI_STOP#<17,19,21,22,23,28>
PCI_AD[0..31]<17,21,22,23,28>
RTCCLK <15,17,23,24>
SUSP# <32,36,41>
RXD1<25>
TXD1 <25>DSR#1<25>
RTS#1 <25>CTS#1<25>DTR#1<25>
RI#1 <25>DCD#1<25> RING# <32>PCM_RI#<23>
CBRST#<15,21,22,23,24,28>
SM_LED <34>
檔
AC97 Codec
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL ANDTRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
PROPRIETARY NOTE
NPO
NPO
NPO
NPO
NPO
LA-1441 0.2
AC97 CODEC
B
30 43Wednesday, March 06, 2002
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
MIC
CD_GNA
RIGHT
LEFT
CD_GNA
LINEL
LINER
CD_L_R
CD_R_R
AUD_VREF
VDDA VDDC
+3VS
AVDD_AC97
AUD_VREF
AUD_VREF
AUD_VREF
VDDA
+5VS+5VS
C552
4.7UF_10V_0805
12
C593
.1UF
12
C576
1000PF
12
C5944.7UF_10V_0805
12
C577
.1UF
12
C580
4.7UF_10V_0805
12
L37
CHB2012U170
1 2
L44 CHB2012U1701 2
C589 1000PF1 2
L40 CHB2012U1701 2
C583 1000PF1 2
L38 CHB2012U1701 2
C604 1UF_25V_08051 2
C606 1000PF1 2
R427
0
12
C581.01UF
12
R81 10K1 2
C5731000PF1 2
C5711000PF12
U40
SI9182
4
8
5
3
6
7 1
2
VIN
ON/OFF#
VOUT
GND
SENSE
ERROR CNOISE
DELAY
R408 6.8K12
R404 2.4K12
C565
.1UF1
2
C5841UF_25V_0805
12
R374 221 2
C596 1UF_25V_08051 2
R379 10012
R407 20K12
R393 10K12
C597 1UF_25V_08051 2R405 6.8K
12
C598 1UF_25V_08051 2
R406 20K12
R402 6.8K12
C595 1UF_25V_08051 2
R403 6.8K12
Y3
24.576MHz
R418 6.8K12
C5994.7UF_10V_08051
2
R417 6.8K12
C5684.7UF_10V_0805
12
C5571UF_25V_08051 2
C579
.1UF
12
C5591000PF12
C57022PF
C574
1UF_25V_0805
12
C602 1UF_25V_08051 2
R124
0_0603
1 2
C5674.7UF_10V_08051 2
C603 1UF_25V_08051 2
C5664.7UF_10V_08051 2
R4163.3K
12
R415
3.3K
12
C564
.1UF
12
R380@100K
12
R377221 2
R396 01 2
C57222PF
U41
CS4299A
14
15
17
16
23
24
18
20
19
21
22
13
12
35
36
37
11
10
6
5
8
2
3
29
30
28
27
1 925 38
32
46
47
48
47
39
41
3133344344
45
402642
AUX_L
AUX_R
VIDEO_R
VIDEO_L
LIN_IN_L
LIN_IN_R
CD_L
CD_R
CD_GNA
MIC1
MIC2
PHONE
PC_BEEP
LINE_OUT_L
LINE_OUT_R
MONO_OUT
RESET#
SYNC
BIT_CLK
SDATA_OUT
SDATA_IN
XTL_IN
XTL_OUT
AFLT1
AFLT2
VREFOUT
REFFLT
VC
C
VC
C
AV
CC
AV
CC
FLT3D
ID1#
EAPD#
S/PDIF_OUT
GNDGND
HP_OUT_L
HP_OUT_R
BPCFGFLTI
FLTONCNC
ID0#
NCAGNDAGND
C600 1UF_25V_08051 2
C591.1UF
12
MD_SPK<15>
IAC_BITCLK <15,17>
IAC_SYNC<15,17>
MONO_IN<31>
RIGHT <31>
IAC_SDATAO<15,17>
CD_AGND<20>
IAC_RST#<15,17>
EAPD<31>
MIC<31>
LEFT <31>
LINE_IN_R<31>
LINE_IN_L<31>MD_MIC <15>
IAC_SDATAI0 <17>INT_CD_L<20>
INT_CD_R<20>
檔
A B C
C
D
D
E
E
4 4
3 3
2 2
1 1
+3V POWER
+3V POWER
AMP & Audio Jack
W=40Mil
EXT.MICPHONEJACK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL ANDTRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
PROPRIETARY NOTE
LINE_IN JACK
SPEAKER OUTJACK
+3V POWER
LA-1441 0.2
AMP & Audio Jack
B
31 43Wednesday, March 06, 2002
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
MONO_IN
INTSPK_R2
NBA_PLUG
SHUTDOWN#
U3-5
U3-6U3-20
U3-23
VOL_OPINTSPK_L1INTSPK_R1
INTSPK_L2
NBA_PLUG
MIC
INTSPK_L1-3INTSPK_L1
INTSPK_R1
INTSPK_R1INTSPK_R2
INTSPK_R1-3
INTSPK_L1INTSPK_L2
INTSPK_R1
INTSPK_R2
INTSPK_L1
INTSPK_L2
VOL_OP
+3V
+3V
VDDA
+3V
+5VS
AVDD_AC97
AVDD_AC97
VDDA
+5VS
+5VS
+5VS
C587
1UF_10V_0603
1 2
R38910K
12
C551
.1UF
1 2
C622
.47UF
12
R4194.7K
12
C625
.47UF
12
D39
DAN217
1
2
3
C618
.47UF
12
Q42
2SB1188
1
32
R432 100K1 2
Q30
2N7002
2
13
R513
10K
12
R401
100K
12
C615 .47UF1 2
C620
10UF_16V_1206
12
C644 .47UF
1 2
C610 .47UF1 2
R444 33
1 2
C643 .47UF
1 2
C6264.7UF_10V_0805
12
U46
TPA0132
234
215
620
71819
23
2413121
810169111415
17
22
PC-ENABLEVOLUMELOUT+ROUT+LLINEIN
LHPINRHPIN
PVDDPVDDVDD
RLINEIN
GNDGNDGNDGND
RINLIN
ROUT-LOUT-
BYPASSPC-BEEPSE/BTL#
CLK
SHUTDOWN#
C630
.047UF_0805
12
C637.1UF
1 2
C613
@.1UF
12
C601
.1UF
12
C612
4.7UF_10V_0805
12
R479 1K1 2
R443 33
1 2
R448 100K12
C696
330PF
12
C697
330PF
12
JP21
PHONEJACK
12
3
4
5
6
R564
@2.2K
12
C694220PF
12
R476
2.2K
12
C648
1UF_10V_0603
12
C712@1000PF
R446 33
1 2
R45718K_1%1 2
10KQ52 DTC314TK
2
1 3
+
-
U56LM7111
3
41
25
Q472SC2411K
2
31
10KQ53 DTC314TK
2
1 3
R45618K_1%
1 2
R464100K_1%
12
R447 33
1 2
U36A
74LVC14
21
147
L51
CHB3216U1211 2
U36B
74LVC14
43
147
L50FBM-11-160808-700T
1 2
L49
FBM-11-160808-700T1 2
L48FBM-11-160808-700T
1 2
R39210K
12
10KQ44 DTC314TK
2
1 3
R430
2.2K
12
C611
10UF_16V_1206
12
R4092.4K
12
JP23
PHONEJACK
12
3
4
5
6
10KQ43 DTC314TK
2
1 3
D33RB751V
21
R481 471 2
Q342SC2411K
2
31
+
C623150UF_6.3V_D2
1 2
R39710K
12
R480 471 2
C588
1UF_10V_0603
1 2
+
C633150UF_6.3V_D21 2
C586
1UF_10V_0603
1 2
R5121.65K
1 2
JP20
PHONEJACK
12
3
4
5
6
C528
1UF_10V_0603
1 2
L47FBM-11-160808-700T
1 2
R390
5601 2
L46
FBM-11-160808-700T1 2
R333
5601 2
C680
330PF
12
R391
5601 2
C685
330PF
12
R350 8.2K1 2
JP16
ACES 85205-0400
1234
R345100K
12
U37B74LVC125
5 6
4R420 2.2K
1 2
C539
.22UF
12
PCM_SPK#<23>
ICH_SPKR<18>
BEEP#<32>
MONO_IN <30>
EAPD <30>
LEFT<30>
RIGHT<30>
MIC<30>
LINE_IN_R<30>
LINE_IN_L<30>
VOL_AMP <32>
檔
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL ANDTRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
PROPRIETARY NOTE
I/O Address
SHBM(KBA5)=1: Enable shared memory with host BIOS
0
10
4E
Reserved
ENV1 (KBA1)
0
ENV0 (KBA0) TRIS (KBA4)
(HCFGBAH, HCFGBAL) (HCFGBAH, HCFGBAL)+1
11
PROG0
2E 2F4F
DEV 00
Data
OBD 01
Index
IRE
TRIS(KBA4)=1: While in IRE and OBD, float all the signals for clip-on ISE use
0
01
BADDR1(KBA3) BADDR0(KBA2)0
001
1 1
VTT_ONVTT_PWRGD#
For PWMEN_DFAN
SCR_LED#
BATT_CHGIADP_I
OEM
PS2_CLKPS2_DATA
KBD_DATAKBD_CLK
KBA19
VBATTA
VGA_SUSP#
VBATTB
OEM
*
*
KSO16KSO17
LA-1441 0.2
EC PC87591
Compal Electronics, Inc.
B
32 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
LPC_AD[0..3]LPC_AD0LPC_AD1LPC_AD2LPC_AD3
KSO[0..15]KSI[0..7]
KBA[0..18]ADB[0..7]
KSO0
KSI0
KSI2KSI3
KSI7
KSO4
KSO11
KSO13
KSI1
KSI5
KSO9KSO8
KSO5KSO6
KSO14
KSO10
KSO12
KSO3
KSI4
KSO7
KSO15
KSO1
KSI6
KSO2
G20RCL#
CRY1
CRY2
CRY2CRY1
KBA2
KBA0
KBA4
KBA17
KBA8
KBA10
KBA6
KBA2KBA1
KBA11
KBA16
KBA13
KBA5
KBA3
KBA15
KBA7
KBA12
KBA9
KBA18
KBA14
FRD#
ADB0
SELIO#
ADB7
ADB2
ADB4
ACINADB3
FSEL#
ADB1
ADB5ADB6
INVT_PWM
ATFOUT#
EC_SMC1EC_SMD1
ENBKL
EC_USCLK
EC_SMC2EC_SMD2
RING#
BATT_TEMPA SYSON
MMO_ON
PC7
51RST#
KBA4
G20
RCL#
MMO_ON
ATFOUT#
SUSP#
ENVEE
TP_CLKTP_DATA
PCI_PME#
PCI_PME#
BATT_TEMPB
BATT_TEMPA
BATT_TEMPB
51VDD
EC_SMC2
EC_SMD2
KBA1
KBA3
ECAGND
ECAGND
ECAGND
EC_TINIT#EC_TCKEC_TDOEC_TDIEC_TMS
EC_URXDEC_UTXD
EC_TINIT#EC_TCK
EC_TDIEC_TDO
EC_TMS
EC_USCLK
EC_URXDEC_UTXD
KBA5
G_RST#FRD#SELIO#FSEL#
KBA0
+3VALW
+3VS
+3V
+3VS
+3VALW+3VALW EC_AVCC +RTCVCC
+RTCVCCEC_AVCC
+3VALW
+3VS
+3VALW
+5VALW
+3VALW
+3VALW
+3VALW
R130 1K1 2
R132 1K1 2
JP25
@96212-1011S
12345678910
123456789
10
R134 1K1 2
L31
CHB1608U8001 2
RP16
8P4R_10K
1 82 73 64 5
R293 @01 2
R129 @1K1 2
D19 RB751V21
C478 @22PF1 2
R304 @331 2
X1
32.768KHZC34612PF
12
C37610PF
12
R266
20M
1 2
R267120K
12
R133 @1K
R131 @1K
D25
RB751V
2 1
R29210K
12
D24
RB751V
2 1
R28510K
12
C521 .01UF1 2
D22 RB751V
21
R258 10K1 2
D21
RB717F
1
23
R283 10K12
C377
1000PF
12
C90
1000PF
12
C378
.1UF1
2C374
.1UF
12
C430
.1UF
12
C108
.1UF
12
L32
CHB1608U8001 2
C510
.1UF
12
D20
RB717F
1
23
C375
.1UF
12
D23 RB751V
21
R265 10K
1 2
D44 RB751V21
C522 .01UF1 2
C53
.1UF
12 U34
PC87591VPC
3233363738394043
153154162163164165
168169170171172175176
1
26293041425455
626369707576
81828384
87888990
244
9394
99100101102
124125126127128131132133
143142135134130129121120
11311210410348
138139140141144145146147
150151
152
173174
148149155156342728
110111114115116117118119
15141310
987
1922232425
3156
18
11 12 20 21 85 86 91 92 97 98
158
160
47
34 45 123
136
157
166
16 95 161
17 35 46 122
137
159
167
96
7172737477787980
49505152535657585960616465666768
105106107108109
IOPA0/PWM0IOPA1/PWM1IOPA2/PWM2IOPA3/PWM3IOPA4/PWM4IOPA5/PWM5IOPA6/PWM6IOPA7/PWM7
IOPB0/URXDIOPB1/UTXDIOPB2/USCLKIOPB3/SCL1IOPB4/SDA1IOPB7/RING#/PFAIL#
IOPC0IOPC1/SCL2IOPC2/SDA2IOPC3/TA1IOPC4/TB1/EXWINT22IOPC5/TA2IOPC6/TB2/EXWINT23IOPC7/CLKOUT
IOPD0/RI1#/EXWINT20IOPD1/RI2#/EXWINT21IOPD2/EXWINT24IOPD4IOPD5IOPD6IOPD7
IOPJ2/BST0IOPJ3/BST1IOPJ4/BST2IOPJ5/PFS#IOPJ6/PLIIOPJ7/BRKL_RSTO#
AD0AD1AD2AD3
IOPE0AD4IOPE1/AD5IOPE2/AD6IOPE3/AD7IOPE4/SWINIOPE5/EXWINT40
DP/AD8DN/AD9
DA0DA1DA2DA3
IOPH0/A0/ENV0IOPH1/A1/ENV1
IOPH2/A2/BADDR0IOPH3/A3/BADDR1
IOPH4/A4/TRISIOPH5/A5/SHBM
IOPH6/A6IOPH7/A7
IOPK0/A8IOPK1/A9
IOPK2/A10IOPK3/A11IOPK4/A12
IOPK5/A13/BE0IOPK6/A14/BE1
IOPK7/A15/CBRD
IOPL0/A16IOPL1/A17IOPL2/A18IOPL3/A19
IOPL4/WR1#
IOPI0/D0IOPI1/D1IOPI2/D2IOPI3/D3IOPI4/D4IOPI5/D5IOPI6/D6IOPI7/D7
IOPJ0/RD#IOPJ1/WR0#
SELIO#
SEL0#SEL1#
IOPM0/D8IOPM1/D9
IOPM2/D10IOPM3/D11IOPM4/D12IOPM5/D13IOPM6/D14IOPM7/D15
PSCLK1/IOPF0PSDAT1/IOPF1PSCLK2/IOPF2PSDAT2/IOPF3PSCLK3/IOPF4PSDAT3/IOPF5PSCLK4/IOPF6PSDAT4/IOPF7
LAD0LAD1LAD2LAD3
LFRAME#LDRQ#SERIRQ
LREST#SMI#PWUREQ#IOPE6/LPCPD#/EXWIN45IOPE7/CLKRUN#/EXWINT46
IOPD3/ECSCI#GA20/IOPB5KBRST#/IOPB6
LCLK
NC
1N
C2
NC
3N
C4
NC
5N
C6
NC
7N
C8
NC
9N
C10
32KX1/32KCLKOUT
32KX2
CLK
VC
C1
VC
C2
VC
C3
VC
C4
VC
C5
VC
C6
VD
D
AV
CC
VB
AT
GN
D1
GN
D2
GN
D3
GN
D4
GN
D5
GN
D6
GN
D7
AG
ND
KBSIN0KBSIN1KBSIN2KBSIN3KBSIN4KBSIN5KBSIN6KBSIN7
KBSOUT0KBSOUT1KBSOUT2KBSOUT3KBSOUT4KBSOUT5KBSOUT6KBSOUT7KBSOUT8KBSOUT9
KBSOUT10KBSOUT11KBSOUT12KBSOUT13KBSOUT14KBSOUT15
TINT#TCKTDOTDITMS
R74 @01 2
R79 01 2
R237 4.7K1 2
R236 4.7K1 2
LPC_AD[0..3]<17,25>
ADB[0..7]<33>KBA[0..18]<33>
LPC_FRAME#<17,25>LPC_DRQ#0<17,19>INT_SERIRQ<17,19,23,25>
PM_CLKRUN#<17,19,22,23,25,28,29>LPCPD#<34>
CLK_LPC_EC<12>
EC_RST#<34>
FRD# <33>FWR# <33>
INVT_PWM<15>
NUM_LED#<34>CAPS_LED#<34>
ARROW_LED#<34>
51ON<34>
EC_SMC1<33,40>EC_SMD1<33,40>
EN_WOL#<28>
EC_SMC2<5,40>EC_SMD2<5,40>
RING#<29>
PM_SLP_S5#<17>
PM_SLP_S3#<12,17>
PM_SLP_S1#<12,17>
ON/OFF<19,34>
BATT_TEMPA<40>
DAC_BRIG<15>VOL_AMP<31>
EN_DFAN<34>
SYSON <36>
GATEA20<17>
RC#<17>
VR_ON <43>
ATF_INT# <17>
EC_SMI#<19>
EC_SCI#<19>
KSO[0..15]<15>KSI[0..7]<15>
PC7<34>
ACIN<18,34,37,41>
SUSP# <29,36,41>
ENVEE <15>
BEEP#<31>
ACOFF<39>PM_BATLOW#<17>
FSTCHG <39,40>
ALI/MH#<40>
IREF<39>
LID_SW# <34>
PBTN_OUT#<19>
EC_RIOUT#<19>
PCM_PME#<23>
1394_PME#<22>
WLANPME#<28>
LAN_PME#<21>
EC_LID_OUT#<19>PCM_SUSP#<23>
G_RST#<24>
FAN_SPEED<34>
BATT_TEMPB<40>
BLI/MH#<40>
TRICKLE <40>
A/B#USE<40>
MP3#<34>
TP_DATA <15>
SELIO# <33>
FSEL# <33>
ENBKL <15>
TP_CLK <15>
CDON#/MP3 <34>
VTT_ON <44>VTT_PWRGD# <5,12>
ICH_WAKE_UP#<17>
SM/SD_PME#<29>
LPC_RST#<25>
檔
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DLA-1441 0.2
BIOS & EXT. I/O PORT
Compal Electronics, Inc
B
33 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
ADB[0..7]KBA[0..18]
ADB0ADB0
ADB1ADB1
ADB2ADB2
ADB3
ADB5
ADB7
AASELIO# LARST#
CCSELIO#
AA
CC
ADB0ADB1ADB2ADB3ADB4ADB5
BBSELIO# LARST#
KBA18KBA16KBA15
KBA17
KBA12
KBA14
KBA7
KBA13
KBA6
KBA8
KBA5
KBA9
KBA4
KBA11
KBA3
FRD#
KBA2
KBA10
KBA1
FSEL#ADB7
ADB0
ADB6ADB5
ADB2
KBA3
SELIO#DD
ADB0ADB1ADB2ADB3ADB4ADB5ADB6ADB7
ADB6ADB7
ADB4ADB3
ADB5BB
DDADB4
KBA2
ADB7ADB6
KBA4
KBA1
ADB4ADB3
ADB1
KBA0
ADB6
FWE#
FWE#
PCM_LED
PCM_LED
KBA18KBA16KBA15 KBA17KBA12 KBA14KBA7 KBA13KBA6 KBA8KBA5 KBA9KBA4 KBA11KBA3 FRD#KBA2 KBA10KBA1 FSEL#
ADB7ADB0 ADB6
ADB5ADB2 ADB4
ADB3
ADB1
KBA0
FWE#
ADB0ADB1ADB2ADB3ADB4ADB5ADB6ADB7
KBA5
SELIO#
BID
KBA18KBA16KBA15
KBA17
KBA12
KBA14
KBA7
KBA13
KBA6
KBA8
KBA5
KBA9
KBA4
KBA11
KBA3
FRD#
KBA2
KBA10
KBA1
FSEL#ADB7
ADB0
ADB6ADB5
ADB2
ADB4ADB3
ADB1
KBA0
FWE#
+12VS
+5VALW
+3VALW
+3VALW
+5VALW+3VALW
+3VALW
+3VALW
+3VALW
FLASH_VCC
+3VALW
+3VALW
+5VALW
+3VALW
+5VALW
+5VALW
+5VALW +5VALW+3VALW
+3VALW
+3VALW
+5VALW
FLASH_VCC
FLASH_VCC
+3VALWR557 @100K12
R433
100K1 2
R558 @100K12
C151
.1UF
1 2
U25A74LVC32
1
23
147
R398100K
12
U32
74LVC244
2 184 166 148 12
11 913 715 517 3
119
2010
1A1 1Y11A2 1Y21A3 1Y31A4 1Y42A1 2Y12A2 2Y22A3 2Y32A4 2Y4
1G2G
VC
CG
ND
U25B74LVC32
4
56
147
U25C74LVC32
9
108
147
U25D74LVC32
12
1311
147
U26
74HCT273
24 57 68 9
13 1214 1517 1618 19
3
11
20
1
10
Q0D1 Q1D2 Q2D3 Q3D4 Q4D5 Q5D6 Q6D7 Q7
D0
CLK
VC
C
CLR GN
D
C280
.1UF
1 2
G
D S
Q36
2N7002
2
1 3
R198100K
12
R205100K
12
RP12
8P4R_100K
1 82 73 64 5
C315
.1UF
1 2 C289.1UF
1 2
U27
74HCT273
24 57 68 9
13 1214 1517 1618 19
3
11
20
1
10
Q0D1 Q1D2 Q2D3 Q3D4 Q4D5 Q5D6 Q6D7 Q7
D0
CLK
VC
C
CLR GN
D
C284
.1UF
1 2
C342
1UF_25V_0805
1 2R268
20K
1 2
C243
.1UF
1 2C316
.1UF
1 2
U15
@SST39VF040_TSOP
123456789
101112131415
17181920212223242526272829
3132
16
30
A11A9A8A13A14A17WE#VCCA18A16A15A12A7A6A5
A3A2A1A0
DQ0DQ1DQ2VSSDQ3DQ4DQ5DQ6DQ7
A10OE#
A4
CE#
U447SH32FU
2
14
35
R243
100K
12
D12
DAN202U
1
23
U21
NM24C16
12
56
8
34
7 A0A1
SDASCL
VCC
A2GND
WC
U14
29F040/SST39VF040_PLCC
123456789
101112131415
17181920212223242526272829
3132
16
30
NCA16A15A12A7A6A5A4A3A2A1A0DQ0DQ1DQ2
DQ3DQ4DQ5DQ6DQ7CE*A10OE*A11
A9A8
A13A14
WE*VCC
VSS
A17
R214
4.7K
12
R206
4.7K
12
U31
74LVC244
2 184 166 148 12
11 913 715 517 3
119
2010
1A1 1Y11A2 1Y21A3 1Y31A4 1Y42A1 2Y12A2 2Y22A3 2Y32A4 2Y4
1G2G
VC
CG
ND
C290
.1UF
1 2
U30
7SH32FU
2
14
35
C331
.1UF
1 2
R27100K
1 2
R26 100K1 2
R28100K1 2
R29 @100K1 2
U24
74LVC244
2 184 166 148 12
11 913 715 517 3
119
2010
1A1 1Y11A2 1Y21A3 1Y31A4 1Y42A1 2Y12A2 2Y22A3 2Y32A4 2Y4
1G2G
VC
CG
ND
R156 01 2
R159 @01 2
U16
@29F040_TSOP
123456789
101112131415
17181920212223242526272829
3132
16
30
A11A9A8A13A14A17WE#VCCA18A16A15A12A7A6A5
A3A2A1A0
DQ0DQ1DQ2VSSDQ3DQ4DQ5DQ6DQ7
A10OE#
A4
CE#
C608 .1UF1 2
C158 .1UF1 2
R221 01 2
SELIO#<32>
KBA[0..18]<32>
FRD# <32>
FSEL# <32>
FWR# <32>
ADB[0..7]<32>
EC_FLASH# <18>
OCCB#<24>
PCM1_LED<23>
BUTTON1#<34>
PCM2_LED<23>
HDD_LED# <34>
EC_SMD1<32,40>EC_SMC1<32,40>
INTERNET#<34>
VOL_UP#<34>VOL_DW#<34>
PHDD_LED#<20>SHDD_LED#<20>
EXTIDEPWR# <20>MDC_DN# <15>
BT_RESET# <27>
BT_DETACH <27>
2ND_CHGI_CD_FDD_LED# <34>
PWR_LED# <34>
KILL_SW<28,34>
DRV0#<20,25>
EXTID0<20>
EXTID2<20>EXTID1<20>
BT_WAKE_UP<27>
BATT_LOW_LED#<34>BATT_CHGI_LED# <34>
PCMRST# <24>EN_LAN# <21>
2nd_BATT_LOW_LED#<34>
WL_OFF# <28>
RFOFF# <27,34>
檔
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
For PC87591 REV 0.A Only
FAN CONN.
Switch Board Connector
LA-1441 0.2
Switchs & Connectors
Compal Electronics, Inc.
B
34 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
LPCPD#
LPCPD#
EC_RST#
FAN1
EN_DFAN
SMLED
+3VALW
+3VALW
+5V
+12V
+3V
+5V
+3VALW
+3VALW+5VALW
+3VS+3V
Q26
2N70022
13
R273
470K
12
R233 @0
U28
7SH08FU
1
2
3
4
5
C321 .1UF1 2
D351N4148
21
Q332SA1036K
C
BE
Q29FMMT619
1
2
3
D38
1SS355
21 C569
@10UF_16V_1206
12
C157
.1UF
12
R160
3.6K
12
D37
1N4148
21
JP10
53398-0310-FAN
123
R369
10K
12
VCC
VEE
U39
LMV321_SOT23-5
1
3
25
4
C556 .1UF1 2
R11313K_1%
1 2
R3477.32K_1%
1 2
C548
.1UF
12
R85
470K
12
R19 @01 2
JP6
SUYIN-80065A-040G2T
1 23 45 67 89 1011 1213 1415 1617 1819 2021 2223 2425 2627 2829 3031 3233 3435 3637 3839 40
PC7<32>
PCIRST#<8,15,17,19,20,21,22,23,24,25,28,29>
SUS_STAT#<15,17,21,25>LPCPD# <32>
FAN_SPEED<32>
EN_DFAN<32>
EC_RST# <32>51ON<32>
ON/OFF<19,32>
ACIN<18,32,37,41>
KILL_SW<28,33>
CDON#/MP3<32>
INTERNET#<33>VOL_DW#<33>
ARROW_LED#<32>
BATT_LOW_LED#<33>HDD_LED#<33>
RFOFF#<27,33>
51ON# <37>LID_SW# <32>
BUTTON1# <33>VOL_UP# <33>
MP3# <32>
CAPS_LED# <32>NUM_LED# <32>
PWR_LED# <33>BATT_CHGI_LED# <33>2ND_CHGI_CD_FDD_LED# <33>
SM_LED <29>2nd_BATT_LOW_LED#<33>
檔
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL ANDTRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BEUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
PROPRIETARY NOTE
+3V POWER +3V POWER
RTC Batt. Connector
W=30mils
- +
W=30mils
Place near ICH3-M
+3V POWER
+3V POWER
LA-1441 0.2
RESET
Compal Electronics, Inc.
B
35 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
PM_RSMRST#
+3V
+3V +3V
+3V
+5VS
+3VS
+5V +3V
+RTCVCC
CHGRTC
+RTC_BATT
+3V
H16
E HDD Frame Hold
1
H9
J CPU Thermal Plane Screw Hold
1
H10
J CPU Thermal Plane Screw Hold
1
H2
Stand-Off 115
1
H30
EMI FINGER
1
H31
EMI FINGER
1
H29
I Screw Hold
1
H23
D Screw Hold
1
H25
E HDD Frame Hold
1
H7
O Screw Hold
1
H33
EMI FINGER
1
H38
EMI FINGER1
ST1
Screw Boss 070
1
H28
C Screw Hold
1
H20
I Fixed Position Hold
1
H22
M Fixed Position Hold
1
U37D74LVC125
12 11
13
H5
F Fixed Position Hold
1
H3
A Screw Hold
1
H35
EMI FINGER
1
H15
E HDD Frame Hold
1
H12
J CPU Thermal Plane Screw Hold
1
H17
O Screw Hold
1
H1
F Screw Hold
1
H11
L Screw Hold
1
H4
G Screw Hold
1
H24
M Screw Hold
1
CF11SMD40M80
1
R101
330K
FD2FIDUCAL
1
R10547K
H14
N Screw Hold
1
H18
Stand-Off 090
1
CF18SMD40M80
1
U36C
74LVC14
65
147
CF15SMD40M80
1
U36D
74LVC14
89
147
CF13SMD40M80
1
U36E
74LVC14
1011
147
CF16SMD40M80
1
R107
@0
1 2
R126
100K
12
R127
240K
12
CF2SMD40M80
1
C137
.01UF
12
CF4SMD40M80
1
H37
EMI FINGER
1
C138
.1UF
12
CF1SMD40M80
1
H39
EMI FINGER
1
ST2
Stand-Off 053
1
C136 .1UF1 2
H32
EMI FINGER
1
ST4
Stand-Off 090
1
CF9SMD40M80
1
H13
O Screw Hold
1
H27
J CPU Thermal Plane Screw Hold
1
R106
47K
12
CF10SMD40M80
1
C113
.1UF
12
CF6SMD40M80
1
R97
100K
12
R102
330K
1 2
H21
O Screw Hold
1
CF7SMD40M80
1
U35
7SH32FU
2
14
35
H8
Stand-Off 053
1
CF8SMD40M80
1
C111
.1UF
1 2C131.1UF
12
CF19SMD40M80
1
R103
10K
12
D3RB751V
21
CF5SMD40M80
1
U11MAX6342
5
3
6
4
12
MR#
PFI
RST#
PFO#
VC
CG
ND
D1RB751V
21
CF20SMD40M80
1
C526.22UF
12
C141
.1UF
1 2
CF3SMD40M80
1
U37C74LVC125
9 8
10
CF17SMD40M80
1
CF12SMD40M80
1
BATT1
RTCBATT
12
FD1FIDUCAL
1
ST3
Stand-Off 053
1
H6
E HDD Frame Hold
1
FD3FIDUCAL
1
FD5FIDUCAL
1
FD6FIDUCAL
1
FD4FIDUCAL
1
H19
O Screw Hold
1
H26
O Screw Hold
1
PM_RSMRST# <17>
SYS_PWROK <17>
VGATE<43> ICH_VGATE <17>
檔
A B C
C
D
D
E
E
1 1
2 2
3 3
4 4
+1.8V_ALW TO +1.8V_SW Transfer
+1.5V TO +1.5V_SW Transfer+3VALW To +3V Transfer
+3VALW To +3VS Transfer
+5VALW To +5VS Transfer
+12VALW To +12V Transfer+12VALW To +12VS Transfer
+5VALW To +5V Transfer
LA-1441 0.2
DC-DC Interface / RTC Batt. Conn.
Custom
36 43Wednesday, March 06, 2002
Compal Electronics, Ltd.Title
Size Document Number Rev
Date: Sheet of
SUSP
SUSP#
+5VS_GATE
SUSP
+5VS_GATE
SUSP
ON_GATE
SUSP
+5VS_GATE
+5VS_GATE
SUSP
SYSON
SUSP#
SUSPSYSON#
SUSPSYSON#
SUSPSYSON#
SYSON#
ON_GATE
SUSP
SYSON#
SYSON#
SYSON#
+1.8V +1.8VS
+3VALW+3VALW
+1.5V +1.5VS
+12VALW
+3V+3VALW
+3VALW +3VS
+12V
+5VALW +5VS
+12VALW
+12V
+12VALW
+12VALW
+12VS
+12VALW
+5V+5VALW
+3VS+3V
+5VS+5V
+12VS+12V
+1.8V
R467
1K
12
C268
1UF_10V_0603
12
G
D
SQ142N7002
2
13
R2111M
12
G
D
SQ572N7002
2
13
C3234.7UF_10V_0805
12
C260
10UF_16V_1206
12
C6
10UF_16V_1206
12
R216
4.7K
12
C277
10UF_16V_1206
12
R210
10K
12
G2
D2S2
Q22BSI1906DL
5
34
C258
10UF_16V_1206
12
U22
SI4702DY
12
34
765 8
S1VON/OFF
S2S2
VINVINVIN VHV
G1
D1S1
Q22ASI1906DL2
61
C672
4.7UF_10V_0805
12
C6584.7UF_10V_0805
12
C621.01UF
12
C675
.1UF
12
R436
330K
12
C677
4.7UF_25V_1206
12
C676
4.7UF_25V_1206
12
C679
4.7UF_25V_1206
12
U50
SI4702DY
12
34
765 8
S1VON/OFF
S2S2
VINVINVIN VHV
G
D
SQ132N7002
2
13
R180100K
12
C239
.1UF_25V_0805
12
C144.7UF_10V_0805
12
R17947K
12
U3
SI4800
1234
8765
SSSG
DDDD
C2351UF_25V_0805
12
G
D
S
Q562N7002
2
13
C238
1UF_25V_0805
12
R23
1K
12
C241
1000PF
12
C164.7UF_10V_0805
12
D
SG Q11
NDS352P2
13
U4
SI4800
1234
8765
SSSG
DDDD
C682
.1UF_25V_0805
12
G
D
S
Q52N7002
2
13
C6831UF_25V_0805
12
R20
1K
12
R47151K
12
C201UF_10V_0603
12
R469100K
12
C254.7UF_10V_0805
12
G
D
SQ592N7002
2
13
C134.7UF_10V_0805
12
C234.7UF_10V_0805
12
D
SG Q58
NDS352P2
13
C174.7UF_10V_0805
12
C684
1UF_25V_0805
12
C244.7UF_10V_0805
12
C247
1UF_25V_0805
12
C221UF_10V_0603
12
C242
.01UF
12
C104.7UF_10V_0805
12
C246
4.7UF_10V_0805
12
C94.7UF_10V_0805
12
C2454.7UF_10V_0805
12
C81UF_10V_0603
12
U20
SI4702DY
12
34
765 8
S1VON/OFF
S2S2
VINVINVIN VHV
G
D
S
Q12
2N70022
13
G
D
S
Q2
2N70022
13
R1931K
12
R4401M
12
G
D
SQ192N7002
2
13
R438100K
12
R183470
C636
4.7UF_10V_0805
12
G
D
SQ162N7002
2
13
C6284.7UF_10V_0805
12
R4651K
12
C639
1UF_25V_0805
12
G
D
SQ552N7002
2
13
C624
.01UF
12
R182470
U47
SI4702DY
12
34
765 8
S1VON/OFF
S2S2
VINVINVIN VHV
G
D
SQ152N7002
2
13
R212 100K1 2
R178
1K
12
C26.1UF
12
SUSP#<29,32,41>SYSON<32>
SYSON# <42>
檔
A B C
C
D
D
1 1
2 2
3 3
4 4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTYOF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE
CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT ASAUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NORTHE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY
INC.
SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE
THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,
Recovery at 50(51) degree CCPU thermal protection at 82 degree C
B
(120mA,20mils ,Via NO.= 1)
(5A,200mils ,Via NO.= 10)
(5A,200mils ,Via NO.= 10)
(1.5A,60mils ,Via NO.= 3)
(3A,120mils ,Via NO.= 6)
Vin Detector
High 18.764 17.901 17.063Low 17.745 16.903 16.038
PH1 under CPU botten side :
(6A,240mils ,Via NO.= 12)
3.3V
3.3V
LA-1441 0.2
Connector / DC-DC Interface
COMPAL ELECTRONICS, INC
37 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
TM_REF1
CHGRTCP
MAINPWON
VL
VIN
VS
RTCVREF
VL
CHGRTC
+3VALWP
+12VALWP
+5VALW
+3VALW
+12VALW +1_5VP +1.5V
+5VALWP
VIN
+1_8VP +1.8V
RTCVREF
VIN
VS
VS
+VTTP +VTT
PL2CHC4532U800_1812
1 2
PC2100PF_50V
PC
90.
22U
F_08
05_1
6V
PR13100K_1%
PC31000PF_50V
PC4100PF_50V
PC1310UF_1206_10V
PR18
200_0805
PZD4RLZ16B
21
PC121UF_0805_25V
PJP5
3MMA/CPU_IO
2 1PJP2
JOPEN/+12V
2 1
PR19200
1 2
PC70.1UF_50V
12
PR1@10_1206
12
PL1CHC4532U800_1812
1 2
PR14100K_1%
PJP3
PAD-OPEN 4x4m
1 2
PJP4
PAD-OPEN 4x4m
1 2
PJP1
3MM
1 2
PF15A 32V UL/CSA FAST
PD1BYS10-45
12
PH
110
K_1
%_0
805
PJP7
PAD-OPEN 4x4m
1 2
PC100.22UF_1206_25V
12
PZD3RLZ6.2C
12
PR1722K
1 2
PD4RB751V
2 1PR15
33_1206
PR16100K
12
PQ1TP0610T
13
2
PC110.1UF_0805_25V
12
PJP6
3MMA/CPU_IO
2 1
PD2RLS4148
21
PC51000PF_50V
12
PD3RB751V
2 1
PZD2RLZ3.6B
12
PU2
S-81233SGUP (SOT-89)
2
1
3 2
1
3
PC60.1UF_50V
12
+
-
PU1BLM393M
5
67
84
PR720K_1%
12
PR1047K_1%
PR484.5K_1%
12
PR810K
12
PR622K
1 2
PR51K
1 2
PR1110K
12
PR21M_1%
1 2
+
-
PU1ALM393M
3
21
84
PR3
10K
12
PR1216.9K_1%
PC
810
00P
F_50
V
PR92.15K_1%
PC11000PF_50V
3
1
2
PCN1
2DC-S026B201 2.5D 5P
1
23
PZD1@RLZ24B
12 ACIN <18,32,34,41>
PACIN <39,40>
VMBA<40>
51ON#<34>
VMBB<40>MAINPWON <41,42>
檔
A B C
C
D
D
1 1
2 2
3 3
4 4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTYOF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE
CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT ASAUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NORTHE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY
INC.
SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE
THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,
Iadp=0~2.9A
CC=0~2.52A
B
CV=16.84V(8 CELLS)
IREF=0.73 ~ 3.3VIREF=1.31*Icharge*
ATW05 0.2
CHARGER
COMPAL ELECTRONICS, INC
38 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
ACOFF#
ACOFF#
LXCHRG
VIN
VIN
BATT+
P2 P3 B+ B++
PR4047K
12
PC250.1UF_0805_25V1 2
100K
100K PQ6DTC115EK
2
13
PC16
0.1UF_0805_25V
12
PC17
@1000PF
12
PR23 10K
1 2
PR24 47K
1 2
PR42143K_1%
12
PC200.1UF_16V
12
PC300.1UF_16V
12
PR36162K_1%
1 2
PD51SS355
1 2
PR26150K
12
PR2810K
1 2G
D
S
PQ72N70022
13
PL3FBM-L11-453215-900LMAT_1812
1 2
PR2110K
12
PD8RB051L-40
12
PC220.1UF_50V1 2
PQ5FDS4435
365 7 8
2
4
1
PL422UH_SPC-1205P-220A
1 2
PC271500PF_50V
1 2
PC242200PF_50V
1 2
PU3MB3878
1
2
3
4
24
23
22
21
5
6
7
8
9
10
11
12
20
19
18
17
16
15
14
13
-INC2
OUTC2
+INE2
-INE2
+INC2
GND
CS
VCC(o)
FB2
VREF
FB1
-INE1
+INE1
OUTC1
OUTD
-INC1
OUT
VH
VCC
RT
-INE3
FB3
CTL
+INC1
PC18220PF_50V
1 2
PC214700PF_50V
1 2
PR3468K
1 2
PC
284.
7UF_
1210
_25V
12
+
PC
2610
0UF_
EC
_25V 1
2
PC
294.
7UF_
1210
_25V
12
PC14
4.7UF_1210_25V
12
PC15
4.7UF_1210_25V
12
PC230.1UF_16V
12
PR3110K
1 2
PR2710K
12
PR4147.5K_1%
12
PR39100K_1%
12
PD61SS355
12
PC190.1UF_0805_25V
1 2
PR3210K
1 2
PR250
12
PR200.02_2512_1%
12
PR350.02_2512_1%
1 2
PR3847K
1 2
PR2924.9K_1%
12
PR37 10K12
PQ2SI4835DY
365
78
2
4
1
PR22200K
12
PR3010K_1%
12
PQ3SI4835DY
3 65
78
2
4
1
PQ4SI4835DY
3 65
78
2
4
1
ACOFF <32>PACIN<37,40>
ACON<40>
FSTCHG <32,40>
IREF<32>
檔
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTYOF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE
CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT ASAUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NORTHE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY
INC.
SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE
THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,B
8 CELLS BATTERY UVPH 10.68V L 9.518V
3.3V
ATW05 0.2
Charger Slecter
COMPAL ELECTRONICS, INC
39 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
S1
S0
VMBB
BLI/NIMH#ALI/NIMH#
TSA
VMBA
TSBBB/IAB/I
VMBA
EC_SMC1
BLI/NIMH#
ALI/NIMH#
TSB
TSA
EC_SMD1
EC_SMC2
EC_SMD2
GBGA
VS
RTCVREF
VL
VL
VL
+5VALWP
P5 P4BATT+
+5VALWP
+3VALWP
+3VALWP
PQ10FDS4435
365
78
2
4
1
PR8147K
12
PD19RLS4148
12
PR441K
12
100K
100KPQ14DTC115EK
2
13
PR67 5.6M
1 2
PF27A 24V UL/CSA FAST
PD10@BAS40-04
1
32
PR52 22K
1 2
PR55
10K1
2
PF35A 125V UL/CSA SLOW
PQ9FDS4435
3 65
78
2
4
1
PD9@BAS40-04
1
3 2
PR71
100K
12
PL6BLM41P600S_1806
12PJP8
SUYIN 25063A-07G1-E 7P P2.5
1234567
PD13@BAS40-04
1
3 2
+
-
PU5BLM393M
5
67
PR701M_0.5%
12
PC311000PF_50V
12
PR771K
12
PC37100PF_50V
12
PR64270K
12
PR56
10K
12
PD12
RLS4148
12
PR6910K
12
PR571M_0.5%
12
PC321000PF_50V
12
PR5410K
12
PC350.01UF_50V
12
PR74100K_1%
12
PQ13HMBT2222A
2
13
PR47100
12
PC38100PF_50V
12
PR805.6M
1 2
PQ12HMBT2222A
2
13
PR50100
12
PR78499K_1%
12
PC391000PF_50V
12
PC330.01UF_50V
12
PD14@BAS40-04
1
32
PC360.1UF_50V
12
100K
100K
PQ18DTC115EK
2
13
PC340.01UF_50V
12
PD16
@BAS40-04
1
3
2
PQ8FDS4435
365
78
2
4
1
PD18
@BAS40-04
1
3
2
PR60100K_1%
1 2
PD17
@BAS40-04
1
3
2
PR65499K_1%
12
100K
100K
PQ16DTC115EK
2
13
PU474HC253
6 5 4 3 10 11 12 13 14 2 1 15
7 9
16
8
1C0
1C1
1C2
1C3
2C0
2C1
2C2
2C3
S0
S1
1EN
2EN
1Y 2Y
VCC
GN
D
PR76 4.7K
1 2
PR62 4.7K
1 2
PR5925.5K_1%
1 2
PR7225.5K_1%
1 2
PR631K
12
100K
100KPQ17DTC115EK
2
13
PR73100K
1 2
PR75@47K
12
PR61@47K
12
PD15
@BAS40-04
1
3
2
PR48100
12
PR51 22K
1 2
PD11RLS4148
12
PL5BLM41P600S_1806
12
PR5310K
12
PJP9
SUYIN 25063A-07G1-E 7P P2.5
1234567
+
-
PU5ALM393M
3
21
84
PR431K
12
PR4539K
12
PR66@1K
12PR58100K
12
PR79@1K
12
PR4639K
12
100K
100KPQ15DTC115EK
2
13
PR68100K
1 2
PQ11FDS4435
3 65
78
2
4
1
PR49100
12
A/B#USE<32>
FSTCHG<32,39>
VMBB <37>
GA<42> GB<42>
VMBA<37>
BLI/MH#<32> BATT_TEMPB<32>
ALI/MH#<32> BATT_TEMPA<32>
PACIN <37,39>
ACON<39>
EC_SMD1 <32,33>
EC_SMC1 <32,33>
EC_SMD2<5,32>
EC_SMC2<5,32>
TRICKLE <32>
檔
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTYOF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE
CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT ASAUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NORTHE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY
INC.
SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE
THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,B
+5V : Ipeak = 6.66A ~ 10A
A Type AMS2906
+3.3V : Ipeak = 6.66A ~10A
B Type XC6202
ATW05 0.2
5V/3.3V/12V
COMPAL ELECTRONICS, INC
40 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
5V_STBYMAINPWON
SC
P
SCP
5V_STBY
VL
VS
+5VALWP
VS
B++
0.85VREF
+5VALWP
+3VALWP
VLB++
VIN
B++
VL
VS
VL
+12VALWP
+3VALWP
PZD7RLZ4.3B
12
PR8422_1206
PR86 0
PR204100K
PR9611.5K_1%
PC55@1000PF_50V
100K
100KPQ23DTC115EK
2
13
PC700.047U_16V
PR92330
PR8315K_1%
PR85 0
PQ25TP0610T
2
13
PC612200PF_50V
22K
47K
PQ43DTA144WKA
31
2
PC6710PF_50V
PC
480.
1UF_
0805
_25V
PC462.2UF_0805_16V
PR105
330
12
PC
560.
01U
F_50
V
PC444.7UF_1210_25V
PRA2@0_0402
PR104 10K
1 2
PC60 4700PF_50V
PC
470.
1UF_
0805
_25V
PC573300P_50V
PC72
0.1UF_0805_25V
12
PR90
33.2K_1%
PRA1@0_0402
PD22BYS10-45
12
PR8215K_1%
PR102 150K
PC454.7UF_1210_25V
PC532.2UF_1206_25V
PR10047K
PR103100KPC71
0.01UF_50V
12
PD23BYS10-45
12
PQ242N7002
2
13
PC520.1UF_0805_25V
PC42
4.7UF_1210_25V
PZD6RLZ6.2C
12
PU6
TPS5120
26
2425
27
1 2 3 1084 5
18
16
17
19
20
141312 1596 11
23
7
28
2122
29
30
OUTGND1
VC
C
TRIP
1
OUT1_D
INV
1
FB1
SO
FT1
STB
Y2
RE
F
SK
IP/P
WM
#
CT
LL2
LH2
OUT2_U
OUT2_D
OUTGND2
FB2
SO
FT2
PG
OD
INV
2
STB
Y1
5V_S
TBY
SC
P
TRIP
2
GN
D
LL1
RE
G5V
_IN
VR
EF5
OUT1_U
LH1
PR98649_1%
PC432200PF_50V 1
2
PC
684.
7UF_
1206
_16V
PC
690.
01U
F_50
V
+PC62
150UF_D_6.3V
PR9711.5K_1%
PT110UH_SDT-1205P-100-118
14
32
PQ21SI4810DY
1 3 4
8 7 6 5
2S S G
D D D D
S
PR99@100K
PU7AMS2906
2
13
Vout
AD
JV
in
PC40
4.7UF_1210_25V
PQ19SI4800
1 3 4
8 7 6 5
2S S G
D D D D
S
PR93 430
PC
5847
P_5
0V
PR91330
+
PC66150UF_D_6.3V
PZD8RLZ10C
12
PQ44FMMT3904
2
31
PQ20SI4800
134
8765
2SSG
DDDD
S
PL7
10UH_SPC_1205P_100
12
PR88 0
PC51 0.1UF_0805_25V
PC504.7UF_1206_16V
PR20347K
PR87 0
PC41
0.1UF_0805_25V
PR2072K
PRB20_0402
PQ22SI4810DY
134
8765
2SSG
DDDD
S
PC1211UF_0805_25V
PR89
57.6K_1%
PC54@1000PF_50V
PZD5RLZ16B
12
PR202100K
PD20DAP202U
1
2 3
PR10147K
+PC63150UF_D_6.3V
PQ45FMMT3904
2
31
PC
590.
1UF_
16V
PD21 EC11FS2
1 2
PC642200PF_50V
PR20547K
+PC65
@150UF_D_6.3V
PC49470PF_0805_100V
PR94220
PRB10_0402
PR9575_1%
PC1221UF_0805_25V
ACIN<18,32,34,37>
SUSP#<29,32,36>
MAINPWON <37,42>
檔
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
+1.8V+-5%
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTYOF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE
CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT ASAUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NORTHE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY
INC.
SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE
THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,B
8 Cells Charger OVP : 18.059V
+1.5V+-5%PH2 near main Battery CONN :
Recovery at 50(51) degree CBAT. thermal protection at 73 degree C
ATW05 0.2
1.8V / 1.5V / OVP
COMPAL ELECTRONICS, INC
41 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
LX18
SYSON#
TM_REF2MAINPWON
SYSON#
VIN
BATT+
0.85VREF
VS
VL
0.85VREF
+5VALWP
+5VALWP
+1_5VP
+1_8VP
+1_8VP
VL
VLVS
+5VALWP
PC
119
0.22
UF_
0805
_16V
PR173 100K_1%
PR17147K_1%
PC1170.1UF_50V
12
PR174100K_1%
PC821UF_1206_25V
+
- PU9BLM393M
5
67
PR124100K
+
-PU13ALM393M
3
21
84
PR119309K 1%
PC
770.
01U
F_50
V
PR11336K
PR123 10K
1 2
PC841UF_0805_16V
100K
100KPQ33DTC115EK
2
13
PC831000PF_50V
PR118 0
PR120100K
PR1161M_0.5%
PR121100K_0.5%
PR12297.6K_1%
PQ292N7002
2
13
+
-
PU9ALM393M
3
21
84
PQ312N7002
2
13
PD25RB051L-40
12
PR110 01 2
PC850.01UF_50V
12
PR1151K
1 2
PL85UH-SPC-06704-5R0
1 2
+
-
PU8ALM358A
3
21
84
PQ30HMBT2222A
2
13
PR
107
0
12
PR11410K
12
PC
750.
1UF_
50V
12
PC804.7UF_1206_25V
12
PR117162K_1%
12
PC812200PF_50V
12
PR112191K_1%
12
PC7868PF_50V
PC
7622
0PF_
50V
PQ322SA1036K
2
31
100K
100KPQ27DTC115EK
2
13
+ PC79150UF_D_4V_FP
12
+ PC73
47UF_D_6.3VPR
106
5.1K
12
PR111 5.1K
1 2
PR10930.1K_1%
12
PC
744.
7UF_
1206
_25V
S
GD
PQ28SI3445DV
3
6
24 5
1
PR17210K_1%
PD24RB751V
12
PC
118
1000
PF_
50V
PR10869.8K_1%
12
PR1702.37K_1%
S
GD
PQ26SI3442DV
3
6
245
1
PH
210
K_1
%_0
805
GB<40>
GA<40>
SYSON# <36>
MAINPWON <37,41>
SYSON# <36>
檔
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR
INC.THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,
SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THEOF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE
CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS
THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY
B
1
0.7500
D3
1.20
0.875
1
01 1.70
0.625
1.00
0
D1
0
0.850
0.950
1
0.775
0
1
1.55
0
1
0
0.650
0
1
1
0.600
0.725
1
D0
0.700
1.05
1
0
1.25
0
10
0
1
0.975
0
1.35
1
D4 = 0D2
1
D4 = 1
1
1
VOLTS
0.825
0
0
1.45
1
1
1
1.50
1.10
1.30
0
1.65
0
0
0
0
1
1
1.75
11
1
CPU_COREP OUTPUT_ MODE
0
0
1
0
0.925
0
CPU CONTROL MODEMODEDEEPER SLEEPBATTEY SLEEP
BATTERY MODEPERFORMANCE MODE
OFFSET0mV-56mV-51mV-16mV-1.8mV
RBOTTOMX
16.2K19.6K61.9K604K
Vout(0A)0.8501.0941.1991.1341.248
ADDAX1100
ADDBX0101
PERFORMANCE SLEEP
0 0 1 1 0.900 1.60
1 1 0 0
0.800 1.40
1.150.675
000
* *
*
**
*
* *
*
*
*(1K_1%)
(0)
(0)
(0)
(10K)
(DTC115EK)
(MAX4524)
(61.9K_1%)(604K_1%)
(19.6K_1%) (MAX4524)
1110 *
ATW05 0.2
CPU_COREPCOMPAL ELECTRONICS, INC
42 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
GL2
GL3
BL2
COM
BL1
LC
+3V
+3VALWP
+5VALWP
+VCC_H_CORE
+3V
B++
+5VALWP
PC952200PF_50V
PC104 470PF_50V
PQ38SI4404DY
365 7 8
2
4
1
PR206@1K
1 2
PR162 @0
12
PR
138
0
12
PR12910K
12
PC
100
@0.
01U
F_50
V
PR12710K
12
PR147150K
1 2
PQ40SI4404DY
365 7 8
2
4
1
PR12610K
12
PQ35SI4894DY
365 7 8
2
4
1
PC
990.
1UF_
0805
_25V
PR1250
12
+
PC97220UF_D_4V
+
PC98220UF_D_4V
PR1310_0805
12
PR149@0
1 2
12
PR159@604K_1%
12
12
12
PQ36SI4894DY
365 7 8
2
4
1
PR153@0
12
PC944.7UF_1210_25V
PR1520
12
PD271SS355
21
PR145 51K
12
-
+
PU14MAX4322
1
2
3
4
5
PC102 4.7UF_1206_16V
PC
101
4.7U
F_12
06_1
6V
PC960.1UF_0805_25V
PR177499_1%
12PR144@0
1 2
PR13010K
12
PR13520
12
PR1781K_1%
12
PR143@10K
12
PR
140
0
12
PR12810K
12
PC1200.1UF_0805_25V
PR151@10K
12
PD28EC10QS04
21
PC89@4700PF_50V
PR1761K_1%
12
100K
100KPQ41
@DTC115EK
2
13
PR132 10
1 2
PU11@MAX4524
1
2
3
4
5 6
7
8
9
10NO2
NO3
NO1
INH
GND ADDB
ADDA
NO0
COM
V+
PR1390.002_21515_1%(2W)
12
PR157 0
12
PR142 0
1 2
PR
133
0
12
PR201 0 PR156 @0
12
PR1480
12
PR
137
0
12
PR200 0
PU10 MAX171821
22
23
24
25
14
3
2
17
6
20
11
12
15 10
7
8
18
19
5
13
4
1
16
26
28
27
9
D4
D3
D2
D1
D0
VGATE
TIME
SDN/SKIP
VDD
CC
OVP
REF
ILIM
GND TON
S0
S1
SUS
ZMODE
NEG
POS
FB
V+
DL
BST
DH
LX
VCC
PC1031000PF_50V
PC86@4700PF_50V
PC105 1UF_0805_16V
PR175180K
12
PR146100
1 2
PR141 0
1 2
PR1540
PC924.7UF_1210_25V
PR
136
0
12
PC88@4700PF_50V
PR155150K_1%
PC934.7UF_1210_25V
PQ34SI4894DY
365 7 8
2
4
1
PL90.7UF HK-RM136-22A0R7
PR150249K_1%
PC914.7UF_1210_25V
PQ39SI4404DY
365 7 8
2
4
1
PC90@4700PF_50V
PC87@4700PF_50V
CPU_VID0<7>
VR_ON<32>
VGATE<35>
CPU_VID2<7>
CPU_VID4<7>
CPU_VID1<7>
CPU_VID3<7>
H_DPSLP# <5,17>
PM_GMUXSEL<7,17>
PM_DPRSLPVR <7,17>
檔
5 4 3
3
2
2
1
1
D D
C C
B B
A A
AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR
THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,
SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THEOF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE
CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS
THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY Compal Electronics, Inc.
FB 1.0V
(+1.25V : I_peak = 6A)
Vref 2.0V
ATW05 0.2
CPU_IOPB
43 43Wednesday, March 06, 2002
Title
Size Document Number Rev
Date: Sheet of
IO_FB
IO_GL5
IO_LX
IO_GL4
IO_BST
+5VALWP
B++
+VTTP
PC1060.1UF_0805_25V
PU12
MAX1714A
14
19
20
13
1
12
11
9
5
48
2
7
16
18
6
3
10
17
15 VDD
BST
LX
DL
DH
PGND
N/C
N/C
OUT
FBAGND
N/C
REF
TON
SKIP
ILIM
SHDN
PGOOD
V+
VCC PL1010UH_SPC-1205P-100
PQ42SI4834DY
1
2
3
4
8
7
6
5
PC1130.1UF_16V
PR16815K_1%
1 2
PR16984.5K_1%
12
PC1104.7UF_1206_16V
PD291SS355
21
PC114@150PF_50V
PR1630_0805
12
PR166 0
PR164 10
PC1084.7UF_1210_25V
PC1074.7UF_1210_25V
+
PC112150UF_D_6.3V
PD30EC10QS04
21
PC1094.7UF_1206_16V
PR1652.49K_1%
PR16710K_1%
PC1110.1UF_0805_25V
VTT_ON<32>
VTT_PWRGD<5>
檔