• Home

  • Documents

  • Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and...
20
GE Proprietary Information – Confidential Imagination at work Capability and competency The opportunities & impact of automation Automated design & testing February 25, 2015 – Christian Fry, Business Development Manager, GE GE Proprietary Information – Confidential

Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

Embed Size (px)

Citation preview

Page 1: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – ConfidentialImagination at work

Capability and competency The opportunities & impact of automation

Automated design & testingFebruary 25, 2015 –

Christian Fry, Business Development Manager, GE

GE Proprietary Information –

Confidential

Page 2: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

•

The environment•

A new way of engineering

•

Implications to the signalling industry•

Key takeaways

The opportunities and impact of automation: focus on automated design and testing

Capability and competency | 25 February 2015 2GE Proprietary Information –

Confidential

Overview

Page 3: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

The environment

Capability and competency | 25 February 2015 3GE Proprietary Information –

Confidential

Page 4: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

Changing face of the UK rail network

The 1990’s•Dec

lining investment

•Dec

lining passenger numbers•Focus on efficiency

Today•Relentless growth in demand•Lack of capacity•Need for improved collaboration•Technology constraints•Complexity of service provision•Investment

The opportunities and impact of automation: focus on automated design and testing

IRSE seminar –

Capability and competency | 25 February 2015

Page 5: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

Changing face of the UK rail network

The future………

•A “digital transformation”•Increased capacity•Lower costs•Improved safety •Improved customer experience•Reduced CO

2

The opportunities and impact of automation: focus on automated design and testing

IRSE seminar –

Capability and competency | 25 February 2015

Page 6: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

A supplier perspective

•

Increasing system complexity

•

Accelerating rate of technology change

•

Global solutions

•

Flexible resources

•

Shorter project lifecycles

•

More predictable project outcomes

•

Reducing Total Cost of Ownership

•

Deliver return on investment

IRSE seminar –

Capability and competency | 25 February 2015 6

New approaches necessary to handle increasing complexity & realise customer & supplier visions of the future

New approaches necessary to handle increasing complexity & realise customer & supplier visions of the future

The opportunities and impact of automation: focus on automated design and testing

Page 7: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

Why do projects go wrong? The more complex the project, the higher the risk of failureThe more complex the project, the higher the risk of failure

7

The opportunities and impact of automation: focus on automated design and testing

Factors of failure projects %Incomplete requirements 13.1%

Lack of user involvement 12.4%

Lack of resources 10.6%

Unrealistic expectations 9.9%

Lack of executive support 9.3%

Changing requirements & specifications 8.7%

Lack of planning 8.1%

Didn’t need it any longer 7.5%

Lack of IT management 6.2%

Technology illiteracy 4.3%

Other 9.9%

The Standish Group, The Chaos Report, 2009

Responses of 365 executive managers from

large, medium, small companies across major

industries

Capability and competency | 25 February 2015

Page 8: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

Why do projects go wrong?

Capability and competency | 25 February 2015 8

The opportunities and impact of automation: focus on automated design and testing

•

Insufficient specifications

•

Design errors

•

Software coding errors

•

Human errors

•

Mechanical failure

Most projects fail because of a poor project definition Most projects fail because of a poor project definition

Factors directly linked to software development process

Interface issues linked to HW development process

Page 9: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

What do other industries do? Other industries have faced complexity…Other industries have faced complexity…

Aerospace

Capability and competency | 25 February 2015 9

The opportunities and impact of automation: focus on automated design and testing

…& adopted Model-Based Design, automated testing & formal proof…& adopted Model-Based Design, automated testing & formal proof

Nuclear

Automotive

Banking

Saf

ety

& s

tand

ards

co

nstra

ints

Benefits

Page 10: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

A new way of engineering

Capability and competency | 25 February 2015 10GE Proprietary Information –

Confidential

Page 11: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

Model-Based Design & benefits

Executable specification

11

The opportunities and impact of automation: focus on automated design and testing

DESIGNDESIGN

Environments modelsEnvironments models

Physical component modelsPhysical component models

Algorithm modelsAlgorithm models

IMPLEMENTATIONIMPLEMENTATION

INTEGRATIONINTEGRATION

C, C++C, C++ CAD and other tools

CAD and other tools

MCUMCU

VHDLVerilogVHDLVerilog

DSPDSP

FPGAFPGA

ASICASIC

Other hardware

Other hardware

TEST & VER

IFICA

TION

TEST & VER

IFICA

TION

REQUIREMENTSREQUIREMENTS

TEST SYSTE

M

TEST SYSTE

M

Automatic code &documentation generation

Continuous test & verification

REQ

UIR

EMEN

TS &

CO

NFI

GU

RA

TIO

N

MA

NA

GEM

ENT

REQ

UIR

EMEN

TS &

CO

NFI

GU

RA

TIO

N

MA

NA

GEM

ENT

Full requirements traceability

Capability and competency | 25 February 2015

Page 12: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

Formal Proof & benefitsSystem assurance for design & safety requirementsSystem assurance for design & safety requirements

Capability and competency | 25 February 2015 12

The opportunities and impact of automation: focus on automated design and testing

GE Proprietary Information –

Confidential

Demonstrate that a specified safety requirement is always satisfied, whatever the combination and sequence of events

WHY

Any method that determines formally the absence of safety and/or functional defects in a system

Using the same tools suite as design and testing process

WHAT

HOW

-

Safety assurance of large complex systems-

Mathematical proof that safety property is satisfied-

Reduces impact of design modifications -

Rapid non-regression analysis of design modifications

Environment model

Environment model

Model to be provenModel to

be provenSafety

propertiesSafety

propertiesSafety constraints model

Benefits

Page 13: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

Implications for the signalling industry

Capability and competency | 25 February 2015 13GE Proprietary Information –

Confidential

Page 14: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

Specific benefits to signalling

14

The opportunities and impact of automation: focus on automated design and testing

Technical•Early operator involvement to clarify requirements

•Realise the benefits of increased system complexity

•Hardware/software segregation

−

Eliminate underlying technology constraints

•Commercial Off The Shelf tools

•Fewer errors with earlier detection

•Systems proven safe

•Up to 100% test coverage

•Increased ability to manage change

•Reduced impact of change

Capability and competency | 25 February 2015

Page 15: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

Specific benefits to signalling

15

The opportunities and impact of automation: focus on automated design and testing

Resources •

Signalling expertise focussed on more value added

activities

-

Functional & Performance requirements

-

System modelling

-

Safety Engineering

-

Defining testing requirements

•

Opens market to access a broader resource pool

-

Reduces the importance of tribal knowledge

•

Productivity

-

Delivering more with the same resources

Capability and competency | 25 February 2015

Page 16: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

Realising the engineering transformationForce Field Analysis

Capability and competency | 25 February 2015 16

The opportunities and impact of automation: focus on automated design and testing

Rising complexityRate of change of technologySystem safetySustainability –

Generation Y

Future vision for the railwayGlobalisation

Restraining Forces(Obstacles to change)

Driving Forces(Positive forces for change)

Fear of loss of power/statusFear of uncertaintyIndustry cultureSunk costs & investmentsLimited resourcesRecruitment & Selection

Page 17: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

Impact on competenciesV

alue

cre

atio

n le

vel i

n th

e V

-Mod

el p

roce

ss

(£)

Capability and competency | 25 February 2015 17

The opportunities and impact of automation: focus on automated design and testing

Signalling skillsNew skills (IT, telecoms, data management, testing, modeling…)

Page 18: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

Impact on competencies

Capability and competency | 25 February 2015 18

The opportunities and impact of automation: focus on automated design and testing

GE’s experience•Signalling engineers

-

focussed on value added activities-

have the key competences for the industry transformation

-

Adapt & transmit their competencies to engineers coming from outside industries

•“New engineers”

model the system making signalling engineers’

life easier

•New technologies increases the value of signalling domain knowledge

•Win-win scenario

Page 19: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential

Key takeaways

Blends domain knowledge with new competencies creating new sources of value

Capability and competency | 25 February 2015 19

The opportunities and impact of automation: focus on automated design and testing

4

5

MBD enables the signalling industry to harness the opportunities of increasing system complexity

Establishes capabilities to deal with continuous change & innovation

2

1 Existing methods will not enable the future !

Addresses major root causes of project failure3

Page 20: Capability and competency - IRSE - CF - IRSE-Seminar-V6... · IRSE seminar – Capability and competency ... The Chaos Report, 2009. ... VHDL Verilog VHDL. Verilog. DSP. DSP FPGA

GE Proprietary Information – Confidential


Encoder (VHDL and Verilog) Xilinx Implementation and Simulation

Encoder (VHDL and Verilog) Xilinx Implementation and Simulation

Documents
An Introduction to Verilog: Transitioning from VHDL

An Introduction to Verilog: Transitioning from VHDL

Documents
Language Wars in the 21st Century: Verilog versus VHDL ...SNUG 2016 Page 6 Language Wars in the 21st Century: Verilog versus VHDL – Revisited vendors, Gateway implemented several

Language Wars in the 21st Century: Verilog versus VHDL ...SNUG 2016 Page 6 Language Wars in the 21st Century: Verilog versus VHDL – Revisited vendors, Gateway implemented several

Documents
VHDL / Verilog Coding for FPGAs - · PDF fileHDL For FPGAs Page 1 January VHDL / Verilog Coding for FPGAs Produced by: Technically Speaking, Inc for DynaChip Corporation Introduction:

VHDL / Verilog Coding for FPGAs - · PDF fileHDL For FPGAs Page 1 January VHDL / Verilog Coding for FPGAs Produced by: Technically Speaking, Inc for DynaChip Corporation Introduction:

Documents
CS61c: Verilog Tutorial - EECS Instructional Supportcs61c/resources/verilog.pdf · CS61c: Verilog Tutorial J. Wawrzynek ... VHDL and Verilog. ... These additional signals will be

CS61c: Verilog Tutorial - EECS Instructional Supportcs61c/resources/verilog.pdf · CS61c: Verilog Tutorial J. Wawrzynek ... VHDL and Verilog. ... These additional signals will be

Documents
VHDL-AMS and Verilog-AMS as Alternative Hardware ... · capabilities of the VHDL-AMS and Verilog-AMS languages and of the generated simulation results. ... disastrous consequences

VHDL-AMS and Verilog-AMS as Alternative Hardware ... · capabilities of the VHDL-AMS and Verilog-AMS languages and of the generated simulation results. ... disastrous consequences

Documents
Verilog Overview Prof. MacDonald. Verilog Overview C-Like Language used to describe hardware VHDL is main competitor – VHDL is more rigorous and typed

Verilog Overview Prof. MacDonald. Verilog Overview C-Like Language used to describe hardware VHDL is main competitor – VHDL is more rigorous and typed

Documents
VHDL and Verilog - realdigital.org · Green slides are relevant for both Verilog and VHDL code ... define the structure and/or behavior of digital circuits. They are “concurrent”

VHDL and Verilog - realdigital.org · Green slides are relevant for both Verilog and VHDL code ... define the structure and/or behavior of digital circuits. They are “concurrent”

Documents
Graphical Test Bench Generation for VHDL and Verilog Test Bench Generation for VHDL and Verilog TestBencher Pro is a VHDL and Verilog test bench generator that dramatically reduces

Graphical Test Bench Generation for VHDL and Verilog Test Bench Generation for VHDL and Verilog TestBencher Pro is a VHDL and Verilog test bench generator that dramatically reduces

Documents
Encoder (VHDL and Verilog) – Xilinx Implementation and Simulation (updated …users.wpi.edu/~rjduck/Encoder - VHDL Verilog.pdf ·  · 2006-09-27Encoder (VHDL and Verilog) – Xilinx

Encoder (VHDL and Verilog) – Xilinx Implementation and Simulation (updated …users.wpi.edu/~rjduck/Encoder - VHDL Verilog.pdf ·  · 2006-09-27Encoder (VHDL and Verilog) – Xilinx

Documents
TestBencher Pro - syncad.com · TestBencher Pro Graphical Test Bench Generation for VHDL, Verilog, and C++! Today's presentation will cover TestBencher Pro, a VHDL, Verilog, and C++

TestBencher Pro - syncad.com · TestBencher Pro Graphical Test Bench Generation for VHDL, Verilog, and C++! Today's presentation will cover TestBencher Pro, a VHDL, Verilog, and C++

Documents
Preface - Real Chip Design and Verification Using Verilog and VHDL

Preface - Real Chip Design and Verification Using Verilog and VHDL

Documents
VHDL and Verilog module1 - Worcester Polytechnic …users.wpi.edu/~rjduck/VHDL and Verilog module1.pdfJim Duckworth, WPI 3 ECE 574 - Module 1 Hardware Description Languages • Example

VHDL and Verilog module1 - Worcester Polytechnic …users.wpi.edu/~rjduck/VHDL and Verilog module1.pdfJim Duckworth, WPI 3 ECE 574 - Module 1 Hardware Description Languages • Example

Documents
CPE 626 The SystemC Language – VHDL, Verilog Designer’s Guide

CPE 626 The SystemC Language – VHDL, Verilog Designer’s Guide

Documents
SystemVerilog - Is This The Merging of Verilog & VHDL?

SystemVerilog - Is This The Merging of Verilog & VHDL?

Documents
VHDL,Verilog and Advanced Verilog

VHDL,Verilog and Advanced Verilog

Documents
CoreSDLC v3.0 Handbook - Actel · Verilog/VHDL Parameters ... (CRC-16) and 32-bit ... Verilog/VHDL Parameters CoreSDLC has no parameters (Verilog) or generics (VHDL)

CoreSDLC v3.0 Handbook - Actel · Verilog/VHDL Parameters ... (CRC-16) and 32-bit ... Verilog/VHDL Parameters CoreSDLC has no parameters (Verilog) or generics (VHDL)

Documents
Layout Design II - ECE:Course Pagecourse.ece.cmu.edu/~ece322/LECTURES/Lecture6/Lecture6.03.pdf · » Verilog / VHDL zLogic Synthesis » Input: Verilog/VHDL and Cell Library » Estimated

Layout Design II - ECE:Course Pagecourse.ece.cmu.edu/~ece322/LECTURES/Lecture6/Lecture6.03.pdf · » Verilog / VHDL zLogic Synthesis » Input: Verilog/VHDL and Cell Library » Estimated

Documents
7. Verilog: Combinational always statements. VHDL: Combinational Processes: To avoid

7. Verilog: Combinational always statements. VHDL: Combinational Processes: To avoid

Documents
VHDL, Verilog, and the Altera Environment Tutorialkaren/classes/lab1tutorial.pdf · VHDL, Verilog, and the Altera Environment Tutorial Table of Contents 1. Create a new Project 2

VHDL, Verilog, and the Altera Environment Tutorialkaren/classes/lab1tutorial.pdf · VHDL, Verilog, and the Altera Environment Tutorial Table of Contents 1. Create a new Project 2

Documents
6. VHDL/Verilog Behavioral Description

6. VHDL/Verilog Behavioral Description

Documents
Tutorial 1 Combinational Logic Synthesis. Introduction to VHDL VHDL = Very high speed Hardware Description Language VHDL and Verilog are the industry

Tutorial 1 Combinational Logic Synthesis. Introduction to VHDL VHDL = Very high speed Hardware Description Language VHDL and Verilog are the industry

Documents
ECE 327 Slides VHDL Verilog Digital Hardware Design

ECE 327 Slides VHDL Verilog Digital Hardware Design

Documents
Vhdl and Verilog

Vhdl and Verilog

Documents
Electronic Reverse Engineering - Philadelphia University. Electronic Bani Younes.pdf5 Dr.-Ing. Mohammed Bani Younis VHDL/Verilog Differences • Verilog modelled after C, VHDL is modelled

Electronic Reverse Engineering - Philadelphia University. Electronic Bani Younes.pdf5 Dr.-Ing. Mohammed Bani Younis VHDL/Verilog Differences • Verilog modelled after C, VHDL is modelled

Documents
Verilog HDL - pldworld.comlrv/verilog.pdf · Verilog HDL (VHDL :-) ... • No delta-delay

Verilog HDL - pldworld.comlrv/verilog.pdf · Verilog HDL (VHDL :-) ... • No delta-delay

Documents
VHDL and Verilog for Modeling module10 rev iusers.wpi.edu/~rjduck/VHDL and Verilog for Modeling... ·  · 2011-04-25Jim Duckworth, WPI VHDL and Verilog for Modeling - Mo1 dule 10

VHDL and Verilog for Modeling module10 rev iusers.wpi.edu/~rjduck/VHDL and Verilog for Modeling... ·  · 2011-04-25Jim Duckworth, WPI VHDL and Verilog for Modeling - Mo1 dule 10

Documents
Verilog VHDL code Multiplexer and De Multiplexer

Verilog VHDL code Multiplexer and De Multiplexer

Engineering
DSD Programs Vhdl Verilog

DSD Programs Vhdl Verilog

Documents
System Verilog Tutorial - VHDL

System Verilog Tutorial - VHDL

Education