• Home

  • Documents

  • Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead)...
64
Cache Storage Channels Alias-driven Attacks Roberto Guanciale Mads Dam Hamed Nemati Christoph Baumann

Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

  • Upload
    others

  • View
    2

  • Download
    0

Embed Size (px)

Citation preview

Page 1: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Cache Storage Channels Alias-drivenAttacks

Roberto GuancialeMads DamHamed NematiChristoph Baumann

Page 2: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Formally Verified Platforms

Page 3: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Formally Verified Platforms

Page 4: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Formally Verified Platforms

Caches Excluded from the analysis

Page 5: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Formally Verified Platforms

Caches Excluded from the analysis

Page 6: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Formally Verified Platforms

Caches Excluded from the analysis

Page 7: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Formally Verified Platforms

Caches Excluded from the analysis

Page 8: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Formally Verified Platforms

Caches Excluded from the analysis

Models should be Sound

Page 9: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Formally Verified Platforms

Caches Excluded from the analysis

Models should be Sound

Storage Channels caninvalidate results

Page 10: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

VirtualAddress

MMU

Cacheable(std-memory)

Non-cacheable(devices)

Incoherent Cache Behaviors

Page Tables

Page 11: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Mismatched cacheability attributes

Page 12: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

do not do this

Mismatched cacheability attributes

Page 13: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

do not do thisPlease,

Mismatched cacheability attributes

Page 14: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

do not do thisPlease,

Mismatched cacheability attributes

Incoherent Cache Behaviors

Page 15: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

ARM-terminology: unexpected cache hit

if the data cache reports a hit on a memory location that is marked as non-cacheable, the cache might access the memory disregarding such hit.

do not do thisPlease,

Mismatched cacheability attributes

Incoherent Cache Behaviors

Page 16: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Hypervisor

OS OS

Scenarios

Page 17: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Hypervisor

OS OS OSARM

TrustZoneService

Scenarios

Page 18: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Hypervisor

OS OS OSARM

TrustZoneService

Kernel

DeviceDriver

UserProcess

Scenarios

Page 19: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c line dirty

Attacker

Victimcache

memory

Page 20: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

Attacker

Victim

VA_nc

PA

VA_c line dirtycache

memory

Page 21: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

Attacker

Victim

VA_nc

PA

VA_c line dirtycache

memory

Page 22: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

Attacker

Victim

VA_nc

PA

VA_c line dirtycache

0memory

Page 23: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c line dirty

Attacker

Victimcache

0memory

Page 24: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c line dirty

Attacker

Victimcache

0memory

Page 25: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c line dirty

Attacker

Victimcache

0memory

Page 26: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

0memory

Page 27: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

0memory

Page 28: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

1memory

Page 29: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

1memory

Page 30: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

1memory

Page 31: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

1memory

Page 32: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

1memory

Page 33: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

1memory

Page 34: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

1memory

Page 35: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

1memory

Page 36: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

1memory

Page 37: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

1memory

D == 0

Page 38: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

1memory

D == 0

Page 39: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c0 F

line dirty

Attacker

Victimcache

1memory

eviction

Page 40: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c line dirty

Attacker

Victimcache

1memory

eviction

Page 41: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c line dirty

Attacker

Victimcache

1memory

Page 42: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

VA_nc

PA

VA_c line dirty

Attacker

Victimcache

1memory

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

Page 43: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c line dirty

Attacker

Victimcache

1memory

Page 44: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c1 F

line dirty

Attacker

Victimcache

1memory

Page 45: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

write(VA_nc, 0)…write(VA_nc, 1)free(VA_nc)

D = access(VA_c)…D = access(VA_c)if not policy(D) Reject()…use(VA_c)

VA_nc

PA

VA_c1 F

line dirty

Attacker

Victimcache

1memory

Page 46: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Integrity threat

● Transfer of memory ownership

● Time Of Check To Time Of Use attacks

● No need of● simultaneous double mapping● concurrency

Natural preys: reference monitors

Storage channels

Page 47: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

cache

VA_nc

VA_c PA1

VA3

VA2 PA2

PA3

invalidate(VA_c)write(VA_nc, 0)D = read(VA_c)write(VA_nc, 1)call victimD = read(VA_c)

if secret access(VA2)else access(VA3)

Attacker

Victim

Page 48: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

cache

VA_nc

VA_c PA1

VA3

VA2 PA2

PA3Accessedcache line is

secret-dependent

invalidate(VA_c)write(VA_nc, 0)D = read(VA_c)write(VA_nc, 1)call victimD = read(VA_c)

if secret access(VA2)else access(VA3)

Attacker

Victim

Page 49: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

cache

VA_nc

VA_c PA1

VA3

VA2 PA2

PA3

invalidate(VA_c)write(VA_nc, 0)D = read(VA_c)write(VA_nc, 1)call victimD = read(VA_c)

if secret access(VA2)else access(VA3)

Attacker

Victim

Cache is ashared resource

Page 50: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

cache

VA_nc

VA_c PA1

VA3

VA2 PA2

PA3

invalidate(VA_c)write(VA_nc, 0)D = read(VA_c)write(VA_nc, 1)call victimD = read(VA_c)

if secret access(VA2)else access(VA3)

Attacker

Victim

Mismatchedcacheabilityattributes

Page 51: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Confidentiality threat

● Access driven attacks

● No external measure needed

● Difficult to counter-measure at probing time

Natural preys: look-up tablesNatural preys: reference monitors

Storage channels

Integrity threat

● Transfer of memory ownership

● Time Of Check To Time Of Use

● No need of● simultaneous double mapping● concurrency

Page 52: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Hypervisor

▸ Beagleboard

ParavirtualizingHypervisor

PT PT

Linux

Linux prepares a PT

Page 53: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Linux

Hypervisor makesregion read-only

▸ Beagleboard

ParavirtualizingHypervisor

Hypervisor

PT PT

Page 54: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Hypervisor

PT PT

Linux

Hypervisor validatescontent

▸ Beagleboard

ParavirtualizingHypervisor

Page 55: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Hypervisor

PT PT

Linux

Hypervisor activatesPT

▸ Beagleboard

ParavirtualizingHypervisor

Page 56: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Hypervisor

PT PT

Linux

Hypervisor activatesPT

▸ Beagleboard

ParavirtualizingHypervisor

Page 57: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Hypervisor

PT PT

Linux

Hypervisor activatesPT

▸ Beagleboard▸ Linux takes

complete control

ParavirtualizingHypervisor

Page 58: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

OSTrustZone

Service

Vulnerability:

c[j]=Kn[j] xor T4[s[j]]

▸ Raspberry PI 2▸ 128-bit key extracted after

850 encryptions

AESCryptoservice

Page 59: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Integrity threatguarantee memory coherency

● cache flushes(8x overhead)

● selective eviction(0.2x overhead)

Countermeasures

Page 60: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Integrity threatguarantee memory coherency

● cache flushes(8x overhead)

● selective eviction(0.2x overhead)

CountermeasuresConfidentiality threatstandard timing approaches

● secret-independent accesses(5x overhead)

● no cache for secret accesses(6x overhead)

Page 61: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Integrity threatguarantee memory coherency

● cache flushes(8x overhead)

● selective eviction(0.2x overhead)

CountermeasuresConfidentiality threatstandard timing approaches

● secret-independent accesses(5x overhead)

● no cache for secret accesses(6x overhead)

Vector specific

● avoid uncacheable aliases(0.15x overhead)

Page 62: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Integrity threatguarantee memory coherency

● cache flushes(8x overhead)

● selective eviction(0.2x overhead)

CountermeasuresConfidentiality threatstandard timing approaches

● secret-independent accesses(5x overhead)

● no cache for secret accesses(6x overhead)

Vector specific

● avoid uncacheable aliases(0.15x overhead)

HW Countermeasures

● do not disregardunexpected cache hit

Page 63: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

Confidentiality threat using self-modifying code

Concluding remarks

Ongoing work

● Repair formal verification

● TLBs / Branch prediction / …

● Experimentation in multi-core

● Evaluating HW countermeasures

Page 64: Cache Storage Channels · Integrity threat guarantee memory coherency cache flushes (8x overhead) selective eviction (0.2x overhead) Countermeasures Confidentiality threat standard

THANKS!

Any questions?You can find me at [email protected]://prosper.sics.se/http://haspoc.sics.se/

mailto:[email protected]
http://prosper.sics.se/

Overhead 11KV powerlines Overhead 33KV powerlines

Overhead 11KV powerlines Overhead 33KV powerlines

Documents
Overhead Crane Safety Training - OSHAcampus.com Crane/Overhead... · overhead crane operator safety training overhead crane operator safety training. 2 types of overhead cranestypes

Overhead Crane Safety Training - OSHAcampus.com Crane/Overhead... · overhead crane operator safety training overhead crane operator safety training. 2 types of overhead cranestypes

Documents
On heap cache vs off-heap cache

On heap cache vs off-heap cache

Software
L19-Cache Structure 1 Comp 411 – Fall 2009 12/02/09 Cache Structure Replacement policies Overhead Implementation Handling writes Cache simulations Study

L19-Cache Structure 1 Comp 411 – Fall 2009 12/02/09 Cache Structure Replacement policies Overhead Implementation Handling writes Cache simulations Study

Documents
Library Cache Lock Mutex Row Cache

Library Cache Lock Mutex Row Cache

Documents
ARC: A self-tuning, low overhead Replacement Cache Nimrod Megiddo and Dharmendra S. Modha Presented by Gim Tcaesvk

ARC: A self-tuning, low overhead Replacement Cache Nimrod Megiddo and Dharmendra S. Modha Presented by Gim Tcaesvk

Documents
ATTACHMENT 6.2 CORPORATE OVERHEAD STRATEGY · > Corporate Overhead Strategy > Divisional Overhead Strategy > System Operational Expenditure Strategy 2. Corporate overhead overview

ATTACHMENT 6.2 CORPORATE OVERHEAD STRATEGY · > Corporate Overhead Strategy > Divisional Overhead Strategy > System Operational Expenditure Strategy 2. Corporate overhead overview

Documents
Cache-Oblivious Ray Reordering - KAISTsglab.kaist.ac.kr/CORR/CORR_techreport.pdf · cache-oblivious. Cache-aware algorithms utilize the knowledge of cache parameters, such as cache

Cache-Oblivious Ray Reordering - KAISTsglab.kaist.ac.kr/CORR/CORR_techreport.pdf · cache-oblivious. Cache-aware algorithms utilize the knowledge of cache parameters, such as cache

Documents
OakTableWorld 2013: Ultimate Exadata IO monitoring – Flash, HardDisk , & Write back cache overhead

OakTableWorld 2013: Ultimate Exadata IO monitoring – Flash, HardDisk , & Write back cache overhead

Technology
Memory Management in NUMA Multicore Systems: Trapped between Cache Contention and Interconnect Overhead Zoltan Majo and Thomas R. Gross Department of Computer

Memory Management in NUMA Multicore Systems: Trapped between Cache Contention and Interconnect Overhead Zoltan Majo and Thomas R. Gross Department of Computer

Documents
PowerPoint Presentation · Less frequent, smaller cache region: 15% More frequent, larger cache region: 85% Performance overhead Address remapping: 150ms for remapping a 2GB memory

PowerPoint Presentation · Less frequent, smaller cache region: 15% More frequent, larger cache region: 85% Performance overhead Address remapping: 150ms for remapping a 2GB memory

Documents
Azure Redis Cache - Cache on Steroids!

Azure Redis Cache - Cache on Steroids!

Technology
CACHE-AWARE AND CACHE-OBLIVIOUS ALGORITHMS

CACHE-AWARE AND CACHE-OBLIVIOUS ALGORITHMS

Documents
GDPR – Threat, overhead or opportunity? · GDPR – Threat, overhead or opportunity? The new EU General Data Protection Regulation (GDPR) introduces significant changes to the EU

GDPR – Threat, overhead or opportunity? · GDPR – Threat, overhead or opportunity? The new EU General Data Protection Regulation (GDPR) introduces significant changes to the EU

Documents
A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories Also known as “Snoopy cache” Paper by: Mark S. Papamarcos and Janak H

A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories Also known as “Snoopy cache” Paper by: Mark S. Papamarcos and Janak H

Documents
InputsMetricsCode MAIN MEMORY core Interconnection network Private data (LI) cache Cache controller core Cache controller Private data (LI) cache MULTICORE

InputsMetricsCode MAIN MEMORY core Interconnection network Private data (LI) cache Cache controller core Cache controller Private data (LI) cache MULTICORE

Documents
INF3380: Parallel Programming for Natural Sciences · Cache Cache Core Core Core Core Cache Cache Bus Compute Node Memory Core Core Core Core Cache Cache Core Core Core Core ... Compute

INF3380: Parallel Programming for Natural Sciences · Cache Cache Core Core Core Core Cache Cache Bus Compute Node Memory Core Core Core Core Cache Cache Core Core Core Core ... Compute

Documents
Overhead Reduction Techniques for Software Dynamic Translationsoffa/research/Comp/01303224.pdf · 2009. 2. 17. · services. These services include memory management, fragment cache

Overhead Reduction Techniques for Software Dynamic Translationsoffa/research/Comp/01303224.pdf · 2009. 2. 17. · services. These services include memory management, fragment cache

Documents
Overview - Princeton University Computer Science · P C M 16. In a multi-processor environment, extra overhead is incurred to maintain cache coherency. Memory a Cache a Processor

Overview - Princeton University Computer Science · P C M 16. In a multi-processor environment, extra overhead is incurred to maintain cache coherency. Memory a Cache a Processor

Documents
1 PREDETERMINED OVERHEAD RATE, OVERHEAD APPLICATION

1 PREDETERMINED OVERHEAD RATE, OVERHEAD APPLICATION

Documents
System Cache v1.00 - Xilinx · The Cache memory provides the actual cache functionality in the System Cache. The cache is configurable in terms of size and associativity. The cache

System Cache v1.00 - Xilinx · The Cache memory provides the actual cache functionality in the System Cache. The cache is configurable in terms of size and associativity. The cache

Documents
L19-Cache Structure 1 Comp 411 Cache Structure Replacement policies Overhead Implementation Handling writes Cache simulations Study 5.3, 5.5

L19-Cache Structure 1 Comp 411 Cache Structure Replacement policies Overhead Implementation Handling writes Cache simulations Study 5.3, 5.5

Documents
cache. ... cache

cache. ... cache

Documents
Cache Memory - UFRGSflavio/ensino/cmp502/memoria.pdf · 2002. 11. 7. · cache next-level memory/cache CSE 141 Carro Cache Fundamentals, cont. • cache block size or cache line size

Cache Memory - UFRGSflavio/ensino/cmp502/memoria.pdf · 2002. 11. 7. · cache next-level memory/cache CSE 141 Carro Cache Fundamentals, cont. • cache block size or cache line size

Documents
LIBMPK: SOFTWARE ABSTRACTION FOR INTEL MEMORY …libmpk-slides.pdf · Chakracore (10 LoC) : protecting JIT pages . EVALUATION LATENCY - KEY VIRTUALIZATION Cache miss costs overhead

LIBMPK: SOFTWARE ABSTRACTION FOR INTEL MEMORY …libmpk-slides.pdf · Chakracore (10 LoC) : protecting JIT pages . EVALUATION LATENCY - KEY VIRTUALIZATION Cache miss costs overhead

Documents
thaicom.dkthaicom.dk/assets/files/Thanulux Company Profile.pdfladieswear, childrenswear and leather goods under brand Lollipop , CACHE CACHE , ERAWON Cadeau , Lollipop , CACHE: CACHE

thaicom.dkthaicom.dk/assets/files/Thanulux Company Profile.pdfladieswear, childrenswear and leather goods under brand Lollipop , CACHE CACHE , ERAWON Cadeau , Lollipop , CACHE: CACHE

Documents
Univention Corporate Server · PDF fileName Service Cache Daemon (NSCD) ... These checks add some overhead to replication and can be deactivated by setting the Univention Con-

Univention Corporate Server · PDF fileName Service Cache Daemon (NSCD) ... These checks add some overhead to replication and can be deactivated by setting the Univention Con-

Documents
Improving Java Virtual Machine performance with SIMD ...twang1/studentProjects/JIT_java...Virtual machine aware cache may help virtual machine performance. To avoid overhead incurred

Improving Java Virtual Machine performance with SIMD ...twang1/studentProjects/JIT_java...Virtual machine aware cache may help virtual machine performance. To avoid overhead incurred

Documents
Minimizing Cache Overhead via Loaded Cache Blocks and Preemption Placement John Cavicchio, Corey Tessler, and Nathan Fisher Department of Computer Science

Minimizing Cache Overhead via Loaded Cache Blocks and Preemption Placement John Cavicchio, Corey Tessler, and Nathan Fisher Department of Computer Science

Documents
Memory Hierarchy Design Memory Hierarchy Design. 2 Outline Introduction Cache Basics Cache Performance Reducing Cache Miss Penalty Reducing Cache Miss

Memory Hierarchy Design Memory Hierarchy Design. 2 Outline Introduction Cache Basics Cache Performance Reducing Cache Miss Penalty Reducing Cache Miss

Documents