Upload
fagan
View
34
Download
2
Embed Size (px)
DESCRIPTION
Internet Shopping/Banking. Cryptographic Algorithms and Architectures for System-on-Chip M. McLoone, C. McIvor, J. McCanny, C. McGrath, P. Moore, N. Smyth. Networks. High-Speed Security is Vital for today’s Real-time Communications Applications. Broadband Wireless. - PowerPoint PPT Presentation
Citation preview
Broadband Wireless
High-Speed Security is Vital for today’s
Real-time Communications Applications
Networks
MilitaryAd Hoc Network
Scenario
HQInternet
Shopping/Banking
Satellite Communications
RSA
• Most widely used public key algorithm
• Unique Carry Free Addition Solution
• 1024-bit modulus - Encryption rate: 4.6 Mbps
• 1024-bit modulus - Decryption rate: 388 Kbps
• Fastest reported in literature [2003]
• (Equiv Software: 150 Kbps: 64-bit MIPS processor)
MODULAR MULTIPLICATION
• Most common operation in public key encryption
• Use of embedded multipliers on silicon device
• Word-wise method rather than traditional bit-wise
• First reported hardware architectures of these methods [2004]
• State-machine based methodology for ease of implementation [2004]
MODULAR INVERSION
• Important operation in public key cryptography
• Two single algorithms exist for Classical Modular Inverse & Montgomery Modular Inverse
• Developed a single, unified version [2004]
• Saving of 33% in the number of Montgomery Multiplications, 50% reduction in area
Software is too slow=> Need
Hardware Acceleration
DESIGN TECHNIQUES
• Algorithm manipulation – unified algorithms
• Pipelining / Sub-pipelining techniques
• Computer Arithmetic techniques
• Use onboard memory, embedded mults
• Use Shift-register design approach
ELLIPTIC CURVE CRYPTOSYSTEMS (ECCs)
• Next generation of public key cryptography
• Hardware Accelerator combines Modular Mult & Inversion techniques above
• 256-bit scalar point multiplication in 3.84 ms
• Fastest reported in literature [2004]
Advanced Encryption Standard (AES)
• US Federal Encryption Standard since 2001
• One of First Encryption & Decryption Architectures [2001]
• Pre-computation of complex operations – 12 Gbps [2001] (Equiv Software: 325 Mbps: 933 MHz PIII processor)
• Novel on-the-fly AES Decryption Key generation technique – avoids traditional delay [2001]
• Multi-functional AES Architecture – supports 3 required key lengths, Encryption & Decryption, Feedback & Non-feedback modes of operation [2002]
SHACAL-2
• EU Encryption Standard since 2003
• First reported performance metrics – 26 Gbps [2003]
• Decryption algorithms derived [2003]
• Fastest Encryption Algorithm currently available
Counter to 64
512
Compression Function
Key Schedule
Plaintext
Key
…
Cipher- text
Cnst0 + W0
256 256
0
.
.
.
A0
B0
C0
D0
32
H0
.
.
.
.
.
.
A1
B1
C1
D1
H1
Compression Function
1
.
.
.
.
.
.
A2
B2
C2
D2
H2
…
…
…
…
.
.
.
Compression Function
63
.
.
.
A63
B63
C63
D63
H63
… Cnst1 + W1 Cnst63 + W63
Memory
32
+
WLAN SECURITY
• Novel IEEE802.11i WLAN solution [2004]
• Supports ALL WLAN security protocols eg WEP, TKIP
• Backwards compatible & future upgrade ablility
PRIVATE KEY RISC MICROPROCESSOR ARCHITECTURE
• Novel design comprising DES & AES coprocessors, extended cryptographic instruction set & AES specific instructions (GF Multiplication) [2005]
Cryptographic Algorithms and Architectures for System-on-Chip
M. McLoone, C. McIvor, J. McCanny, C. McGrath, P. Moore, N. Smyth