Beyonce UMA Schematics Document uFCPGA Mobile Merom …...2008-02-21 REV : -2 (DELL:A00) Beyonce UMA Schematics Document uFCPGA Mobile Merom. 5 5 4 4 3 3 2 2 1 1 D D C C B B A A Title

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title

Size Document Number Rev

Date: Sheet of

Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.

COVER PAGE -3

Beyonce UMA

A31 46Friday, February 22, 2008

DB5

Title


Date: Sheet of


COVER PAGE -3

Beyonce UMA


DB5

Title


Date: Sheet of


COVER PAGE -3

Beyonce UMA


DB5

Intel Crestline-GM + ICH8M

2008-02-21

REV : -2 (DELL:A00)

Beyonce UMA Schematics Document

uFCPGA Mobile Merom

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title


Date: Sheet of


BLOCK DIAGRAM -3Beyonce UMA

A32 46Friday, March 07, 2008

DB5

Title


Date: Sheet of




DB5

Title


Date: Sheet of




DB5

CRT

LCD

HDMI

LCD Module

23

PCIE#2

PCIE#4

25

34

SMSC ECE5021

SDVO

8 in1CONN

Ricoh R5C833

13948 in 1 card reader

1394 1394CONN

7 in1

+3.3V_RTC_LDO

6

7,8

26

26

9,10,11,12,13,14

16

15

28

32

26

31

30

20,21,22,23,24

+PWR_SRC

V_DDR_MCH_REF

Digital MIC19

+1.25V_RUN

LDOSC339SKTRT

LAN BCM590610/100 NIC

RJ45CONN

SATA (3)

SPI

SPI

SPI

USB2.0 (7)

PS/2BC

BC

C-LINK0

SATA HDD

PATA IDE

PCI BUS

PCI Express ports (6)

Mini-Card802.11a/g/n

Camera

Buletooth 2.1 29

DDRII 533/667MHz

28

43

38CIR

MAX9789A

INPUTS OUTPUTS

INPUTS

ODD Bay

OUTPUTS

PCI Express (4)

+1.5V_RUN

SATA

39,40

Express CardSlot 54mm

Power Switch

FSB 667/800MHzHOST BUS

UNBUFFEREDDDR2 SODIMMSocket

DDRII 533/667MHz

ICH8-MIntel

USB 2.0/1.1 ports (10)

High Definition AudioATA 66/ 100

ACPI 1.1

LPC I/F

PCI/PCI BRIDGE

System DC/DC

+PWR_SRC

OUTPUTSINPUTS

TPS51120

+3.3V_SUS+5V_ALW +5V_SUS

Battery ChargerMAX8731

+PWR_SRC

+VCHGR

TPS51124

+PWR_SRC

+1.05V_VCCP

+1.8V_SUS

ISL6260CCPU DC/DC

+VCC_CORE

Merom 4MFSB:667/ 800 Mhz

Intel Mobile CPU

Crestline-GM

AGTL+ CPU I/F

EXTERNAL GRAHPICSDDR Memory I/F

Clock Generator

SMSC MEC5025EC

SPI FLASH16Mb

BIOS

AZALIAAzalia CODECSTAC 9228

LINE OUT / HP Headphone AMP.

USB*1 left side

DDR2 DC/DCTPS51117

+1.8V_SUS

+PWR_SRC

System DC/DCEMC4001

Thermal Sensor

SMBus

200-PIN DDR2 SODIMM

UNBUFFEREDDDR2 SODIMMSocket

PCB LAYER

L1:TOP

Enhanced

L2:GND

41

42

38

43

LPC

DMI x4

KBCSMSC ECE1077

+PWR_SRC

+0.9V_DDR_VTT

LDOTPS51100

L8:BOTL7:GNDL6:SignalL5:VCCL4:SignalL3:Signal

SIO Expander

25

29

29

26

27

19

38

33

33

44

CY28547LFXC

USB*1 Right side38

RGB

LVDS

Int. KB

34 34

TouchPad

USB#4

USB#5

USB#8

USB#7

USB#6

REVISION :-1

Project code:91.4C301.001PCB P/N :06253

31MAX4401A

Headphone AMP.

SPDIF

PCIE#6

31INT. SPKR *2

USB#0

USB#1

HDMI

Touch Pad Module

MIC IN

SIMCONN

27WWANMini-Card

27

Biometric 34

LCD19

Digital MIC19

Camera 19

PCIE#1LINE OUT / HP

Beyonce UMA Block Diagram

18

19

1817

SIL 1392

AZALIA

Remove in DB5

Remove in DB5

Remove in DB5

Remove in DB5

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title


Date: Sheet of


SMBus Block Diagram -3Beyonce UMA

C3 46Friday, February 22, 2008

DB5

Title


Date: Sheet of




DB5

Title


Date: Sheet of




DB5

+3.3V_RUN

‧

SRN8K2J-1-GP

‧

SDA

SCL

LCD_DDCLK

LCD_DDCDAT

ChargerSCL

SDA

SMBus address:12

Sil 1932

‧

‧

+3.3V_WLAN

+5V_ALW

‧

SDATA

SCLK

+5V_RUN

‧

+5V_RUN

2N7002DW-7F-GP

‧‧

‧‧

‧

DOCK_SMBDAT_C

DOCK_SMBCLK_C

Capacity Button Board

DOCK_SMBDAT

DOCK_SMBCLK

SRN2K2J-1-GPSRN2K2J-1-GP

‧‧

SCLDDC

SDADDC HDMI CONN

SDASCL

SASDA

MEM_SCLK

MEM_SDATA

SMBus address:58

AB1A_CLK

AB1A_DATA

Crestline-GM

INVERTER

HDMI_SDATA

HDMI_SCLK

ICH8 SMBus Block Diagram

ICH8-MSMBCLK

SMBDATA

GPIO91/AB1E_DATA

GPIO90/AB1E_CLK

SIOMEC5025

(Reverse Type)

CLK_SMB

(Reverse Type)

Thermal

SMBCLK

SMDATA

SMBus address:5E

+3.3V_RUN

‧

SRN4K7J-8-GP

+3.3V_SUS

‧

‧‧

SRN2K2J-1-GP

SMBus address:86

+3.3V_RUN

+3.3V_ALW

‧

2N7002DW-7F-GP

‧

‧‧

‧

DAT_SMB

SDATA

SCLK

KSO17/GPIOA1/AB1H_DATA

THRM_SMBCLK

THRM_SMBDAT

KSO16/GPIOA0/AB1H_CLK

WWANMinicard

SMB_CLK

SMB_DATA

‧

+3.3V_ALW

‧

SRN2K2J-1-GP

SRN4K7J-8-GP

+3.3V_SUS

LDDC_DATA

LDDC_CLK

2N7002DW-7F-GP

‧ WLANMinicardSMB_DATA

SMB_CLK

‧‧

ICH_SMBDATA

ICH_SMBCLK

GPIO87/AB1C_DATA

+3.3V_RUN

‧

GPIO86/AB1C_CLK

‧

+3.3V_RUN

PBAT_SMBDAT

ExpressCardSMB_CLK

PBAT_SMBCLK

SMB_DATA

SMBus address:D2SMBus Address : A0

LCD_SMBCLK

LCD_SMBDAT

SMBus Address : A4

2N7002DW-7F-GP

DIMM 1SCL

SDA

+3.3V_ALW

‧

SRN4K7J-8-GP

‧

DIMM 2

LVDS

SCL

‧

SDA

‧

‧

‧

SDVO_CTRL_DATA

SDVO_CTRL_CLK

‧

‧

SMBus address:16

‧

‧

AB1B_CLK/GPIOA4

AB1B_DATA/GPIOA2

CLK_SDATA

CLK_SCLK

CLK GEN.CKG_SMBDAT

CKG_SMBCLK

SRN2K2J-1-GP

ICH_SMBCLK

ICH_SMBDATA

MEM_SCLK

MEM_SDATA

MEM_SCLK

MEM_SDATA

PBAT_SMBCLK1

PBAT_SMBDAT1

KBC SMBus Block Diagram

SRN2K2J-1-GP

ICH_SMBCLK

ICH_SMBDATA

100R2F-L1-GP-U

100R2F-L1-GP-U

Battery Conn.

‧

‧

+3.3V_ALW

‧

SRN8K2J-3-GP

SRN2K2J-1-GP

+2.5V_RUN

‧SRN1K5J-GP

+5V_RUN

‧

SMBus address:72

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title


Date: Sheet of


Table of Content -3Beyonce UMA


DB5

Title


Date: Sheet of




DB5

Title


Date: Sheet of




DB5

PCIE LAN REVERSAL.RisingEdge of PWROK.

This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)

No Reboot.Rising Edge of PWROK.

XOR Chain Entrance.Rising Edge of PWROK.

This signal should not be pull low unless using XOR Chain testing.

If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timersystem reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)

LANE3

LANE5

No use

No use

MiniCard WWAN

10/100 LOM

LANE4

LANE2

Internal Pull-Up.If sampled low,the Flash DescriptorSecurity will be overidden.if high,the Securitymeasures defined in the Flash Descriptor will be ineffect.This should only be used in manufacturingenvironments

Express Card

LANE1

MiniCard WLAN

1 DISC.0 UMA

LANE6

PCI ROUTING

PIN44DOT96T

LCD100/96TPIN47

PCIE Routing USB TABLE

PIN43

PIN34FCTSEL1

LCD100/96C

27M_NonSpread27M_Spread

PIN48SRCT_0

SEL1FSB

SEL0FSA

133M

SRCC_0

DOT96C

100M

166M800M

0 1X0

1 X

667M200M

0 1

CPUSEL2FSC

FSB

0 10

101

Sets bit2 of RPC.PC(Config Registers:Offset 224h)

Reserved

INT REQ GNTIDSEL

1 1CD

AD171394/MediaCard

LAN100_SLPIntegrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.

Enables integrated VccLAN1_05,VccCL1_05 VRMwhen sampled high

27M_SS/LCD96_100M SELECTION TABLE

Bit5 S1 Bit4 S0 Spread Spectrum S[1:0]

0 00

01

11 1

-0.5%(Default)-1.0%-1.5%-2.0%

CLOCK GEN CY28547

No Reboot StrapSPKR LOW = Defaule

High=No Reboot

XOR Chain Entrance Strap

ICH_RSVD AZ_DOUT_ICH01

00

011 1

DescriptionRSVDEnter XOR Chain

Normal Operation(default)Set PCIE port cofig bit1

0111

A16 swap override strap

BOOT BIOS StrapSPI_CS#1 BOOT BIOS LocationPCI_GNT#0

PCI_GNT#3 low = A16 swap override enable high = default

0 1 SPI

LPC(Default)PCI

INTEL ICH8-M STRAP PIN

BYTE 10BYTE 15

IO_VOUT[2,1,0]Bit2IO_VOUT2

Bit1IO_VOUT1

Bit0IO_VOUT0

IO_VOUT[2,1,0]

0

0 00

00

0

00

0

00

11 1

1

111

1

11

11

0.3V0.4V0.5V0.6V0.7V

0.8V(Default)0.9V1.0V

tp3

DEFAULE HIGH

8.2K PULL HIGH

integrated VccSus1_05,VccSus1_5,VccCL1_5

integrated VccLan1_05VccCL1_05

SM_INTVRMEN

LAN100_SLP

High=Enable Low=Disable

High=Enable Low=Disable

GPIO33/ HDA_DOCK_EN#

Flash Descriptor SecurityOverride StrapRising Edge of PWROK.

USB3

USB7

USB4

USB5

USB6

USB0

USB1

USB2

USB8

USB9

ICH

INTEL ICH8-M INTEGRATEDPULL-UPS and PULL-DOWNS

SIGNAL Resistor Type/ValueHDA_BIT_CLK

HDA_RST#

HDA_SDIN[3:0]

HDA_SDOUT

HDA_SYNC

GNT[3:0]

GPIO[20]

LDA[3:0]#/FHW[3:0]#

LDRQ[0]

PME#

PWRBTN#

SATALED#

LAN_RXD[2:0]

LDRQ[1]/GPIO23

TP[3]

SPKR

SPI_CLK

SPI_CS1#

USB[9:0][P,N]

CL_RST#

SPI_MOSI

SPI_MISO

TACH_[3:0]

NONE

PULL-DOWN 20K

PULL-DOWN 15K

TBD

PULL-UP 20K

PULL-UP 20K

PULL-UP 20K

PULL-UP 20K

PULL-UP 20K

PULL-UP 20K

PULL-UP 20K

PULL-UP 20K

PULL-UP 20K

PULL-UP 20K

PULL-UP 20K

PULL-UP 20K

PULL-UP 20K

PULL-UP 20K

PULL-DOWN 20K

PULL-DOWN 20K

PULL-DOWN 20K

PULL-DOWN 20K

PULL-DOWN 20K

INTEL CRESTLINE STRAP PIN

PCIE Port Config 2 bit0,Rising Edge of PWROK.

Weak Internal PULL-DOWN.NOTE:This signal shouldnot be pull HIGH.

INTVRMEN

SATALED#

SPKR

TP3

GNT2#

Sets bit0 of RPC.PC(Config Registers:Offset 224h)

Top-Block Swap Override.Rising Edge of PWROK.

GNT0# SPI_CS1#

Boot BIOS Destination Selection.Rising Edge of PWROK.

Controllable via Boot BIOS Destination bit(Config Registers:Offset 3410h:bit 11:10).GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.

HDA_SDOUT

HDA_SYNC

GNT3#

Signal

Sampled low:Top-Block Swap mode(inverts A16 for allcycles targeting FWH BIOS space).Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.

XOR Chain Entrance/PCIE Port Config 1 bit1,Rising Edge of PWROK

Allows entrance to XOR Chain testing when TP3pulled low at rising edge of PWROK.When TP3 notpulled low at rising edge of PWROK,sets bit1 ofRPC.PC(Config Registers:offset 224h)

PCIE Port Config 1 bit0,Rising Edge of PWROK.

GPIO20

Usage/When Sampled Comment

Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Alwayssampled.

Enables integrated VccSus1_05,VccSus1_5 andVccCL1_5 VRM when sampled high

Mobile CPU

**

CFG 16

*

FSB Dynamic ODT

*

CFG Strap

Disabled

High

*

Low

Enabled*

DMI X 2

CFG 18VCC Select

*****

*

CFG 9

1.05V

Reserved Lane

1.5V

is Default setting

Normal Operation

CFG 19DMI Lane Reserved

DMI X 4

Normal Operation

CFG 10

Reserved Lane

Reserved

PCIE/SDVO Select

Moby Dick

Only PCIE or SDVO is operation

Calistoga

Mobility

CFG 20 PCIE and SDVOare operation simu

CFG 11 Reserved

SDVO_CTRLDATA

CFG 5

CFG 6

No SDVO Device present

CFG 7

Calistoga

DT/Transportable CPU

SDVO Device present

LL

LH

HL

HH *

CFG[13:12]

Reserved

XOR Mode Enabled

All Z Mode Enabled

Normal Operation

USB2

USB1

Camera

Express Card

BT

Biometric

MINI Card WWAN

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

ITP_DBRESET#

ITP_TDO

ITP_TDI

ITP_RESET#

ITP_BPM#0

ITP_BPM#1

ITP_BPM#2

ITP_BPM#3

ITP_TRST#ITP_TMS

CLK_CPU_ITP#CLK_CPU_ITP

ITP_TCK

ITP_BPM#4

ITP_BPM#5

+3.3V_RUN+1.05V_VCCP

+1.05V_VCCP

ITP_BPM#57

ITP_BPM#47

ITP_BPM#37

ITP_BPM#27

ITP_BPM#17

ITP_BPM#07

ITP_TDO7CLK_CPU_ITP#6CLK_CPU_ITP6

ITP_DBRESET#7,22,33

ITP_TDI7

ITP_TMS7ITP_TRST#7

ITP_TCK7

H_RESET#7,9

Title


Date: Sheet of


ITP Debug -3Beyonce UMA

A35 46Wednesday, February 27, 2008

DB5

Title


Date: Sheet of




DB5

Title


Date: Sheet of




DB5

H_CPURST# use pull-up Resistor closeITP connector 500 mil ( max )

+1.05VRUN use Decoupling Capacitor closeITP connector 100 mil ( max )

ITP Debug Conn.

ITP Conn.

TCK(PIN 5)

FBO(PIN 11)

TCK(PIN AC5)

CPU

7010512

R2851R2F-2-GPR2851R2F-2-GP

12

R30150R2F-1-GP

R30150R2F-1-GP

1

23456789

10111213141516171819202122232425262728

30

29ITP1

Do Not StuffDo Not Stuff

DY

ITP1

Do Not StuffDo Not Stuff

DY

12

R2751R2F-2-GPR2751R2F-2-GP

12

R2954D9R2F-L1-GP

R2954D9R2F-L1-GP

12

R2627D4R2F-L1-GPR2627D4R2F-L1-GP

1 2R36 22D6R2F-L1-GPR36 22D6R2F-L1-GP

12

R25680R2J-3-GPR25680R2J-3-GP

12

R23150R2F-1-GP

R23150R2F-1-GP

12

R2439D2R2F-L-GPR2439D2R2F-L-GP

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

PCI_SIO

CLK_PCI_5025

SATA_CLKREQ#

CARD_CLK_REQ#

CLK_XTAL_OUT

FSAFSA

CLK_PCI_ICH

MINI2CLK_REQ#

CLK_PCI_PCCARD

MINI1CLK_REQ#

CLK_XTAL_IN

FSC

CPU_MCH_BSEL1FSC CPU_MCH_BSEL2

CPU_MCH_BSEL0FSA

CLK_XOUT

CLK_PWRGD

+CK_VDD_MAIN+CK_VDD_A

+CK_VDD_A

+CK_VDD_MAIN2

+CK_VDD_48

CLK_ICH_14M

+CK_VDD_REF

+CK_VDD_REF

+CK_VDD_48

H_STP_PCI#

H_STP_CPU#

CPU_BCLK

CPU_MCH_BSEL1

PCI_ICH

PCI_ICH

CPU_BCLK#

PCI_TPM

CLK_ICH_48M

PCI_PCCARD

PGMODE

PCI_TPM

PCI_PCCARD

MCH_3GPLL_REQ#

CLKREF

LOM_CLKREQ#

MINI1CLK_REQ# CARD_CLK_REQ#

MCH_BCLKMCH_BCLK#

CLK_MCH_BCLKCLK_MCH_BCLK#

CLK_CPU_BCLK#CLK_CPU_BCLK

CLK_3GPLLREQ#

SATA_CLKREQ#

MINI2CLK_REQ#LOM_CLKREQ#

CLK_DOTCCLK_DOTT

MCH_DREFCLK

DOT96_SSC#CLK_PCIE_SATACLK_PCIE_SATA#

MCH_DREFCLK#

PCIE_LOM

PCIE_MINI1#

CLK_MCH_3GPLLCLK_MCH_3GPLL#

PCIE_SATA#

PCIE_ICH# CLK_PCIE_ICHCLK_PCIE_ICH#

CLK_PCIE_LOM#CLK_PCIE_LOM

CLK_PCIE_MINI1#CLK_PCIE_MINI1

CLK_PCIE_EXPCARDCLK_PCIE_EXPCARD#

CPU_ITP#

MCH_3GPLL#

PCIE_EXPCARD

PCIE_MINI1PCIE_MINI2#

CLK_PCIE_MINI2CLK_PCIE_MINI2#

PCIE_EXPCARD#

CLK_SCLK

CPU_ITP

CLK_CPU_ITPCLK_CPU_ITP#

MCH_3GPLL

CLK_SDATA

PCIE_MINI2

PCIE_ICH

PCIE_LOM#

PCIE_SATA

DOT96_SSC

DREF_SSCLKDREF_SSCLK#

+3.3V_RUN+3.3V_RUN

+3.3V_RUN

+3.3V_RUN

+3.3V_RUN

+3.3V_RUN

+3.3V_RUN

+3.3V_RUN

CLK_ICH_14M 22

CLK_PWRGD 22

H_STP_PCI#22

CLK_PCI_ICH21CLK_ICH_48M22

H_STP_CPU#22

CPU_MCH_BSEL2 7,10

CPU_MCH_BSEL0 7,10CPU_MCH_BSEL1 7,10

CLK_PCI_PCCARD28CLK_PCI_502532

MINI1CLK_REQ#27

CLK_3GPLLREQ#10

MINI2CLK_REQ#27

SATA_CLKREQ#22

CARD_CLK_REQ#26LOM_CLKREQ#25

CLK_MCH_BCLK#9CLK_MCH_BCLK9

CLK_CPU_BCLK#7CLK_CPU_BCLK7

CLK_PCIE_SATA# 20CLK_PCIE_SATA 20

CLK_MCH_3GPLL# 10CLK_MCH_3GPLL 10

MCH_DREFCLK# 10MCH_DREFCLK 10

CLK_PCIE_MINI2# 27CLK_PCIE_MINI2 27

CLK_PCIE_EXPCARD# 26CLK_PCIE_EXPCARD 26

CLK_PCIE_LOM# 25CLK_PCIE_LOM 25

CLK_PCIE_ICH# 21CLK_PCIE_ICH 21

CLK_PCIE_MINI1# 27CLK_PCIE_MINI1 27

CLK_CPU_ITP# 5CLK_CPU_ITP 5

CLK_SCLK 32

CLK_SDATA 32

DREF_SSCLK# 10DREF_SSCLK 10

Title


Date: Sheet of


CLK_GEN CY28547 -3Beyonce UMA


DB5

Title


Date: Sheet of




DB5

Title


Date: Sheet of




DB5

Pull low to DecideVTT_PWRGO Low active

Enable ITP

PIN39DISCRIPTION

Solder Thermal Pad toGND add min 4 vias

Place near C10

VTT_PWRGD#/PDCKPWRGD/PD#(DEFAULT)

SEL1FSB

SEL0FSA

Enable TMP

133M100M

166M800M

0 1X0

1 X

667M200M

0 1

CPUSEL2FSC

FSB

0 10

101

PIN44DOT96T

LCD100/96TPIN47

PIN43

PIN34FCTSEL1

LCD100/96C

27M_NonSpread27M_Spread

PIN48SRCT_0SRCC_0

DOT96C

PIN9PGMODE

CLKREQ PULL HIGH

10

For wireless performanceClose to CLK GEN

60ohm 100MHz3000mA 0.05ohm DC60ohm 100MHz

3000mA 0.05ohm DC

1 DISC.0 UMA

61229

SB:70216

SB:70312

SB:70312SB:70312

SB:70312

SB:70215

SB:70215

ICS: 71.09333.A03 ICS9LPR333CKLFT

SB:70312

SB:70306delete

SB:70306delete

SE:70412delete

SC:70423SC:70423

70505CD

-1:70505

-1:70505

1 2R219 1R3F-GPR219 1R3F-GP

1 2R502

2D2R3J-2-GP

R502

2D2R3J-2-GP

12

C350SCD047U10V2KX-2GP


12 3

4

RN41 Do Not StuffDYRN41 Do Not StuffDY

12 3

4RN31 SRN33J-5-GP-URN31 SRN33J-5-GP-U

1 2R500 Do Not StuffDYR500 Do Not StuffDY

12 C343

SC33P50V2JN-3GP

C343

SC33P50V2JN-3GP

2

1

C315

SC

10U6D

3V5ZY

-2GP

2

1

C315

SC

10U6D

3V5ZY

-2GP

12

R490Do Not StuffDYR490Do Not StuffDY


12 3

4

RN38 Do Not StuffDY

RN38 Do Not StuffDY

1 2R212 470R2J-2-GPR212 470R2J-2-GP

12

C708SCD1U10V2KX-4GP

C708SCD1U10V2KX-4GP

12

C334

SC

D1U

10V2K

X-4G

PC

334S

CD

1U10V

2KX

-4GP

12345 6

78910

RN39

SRN10KJ-L3-GP

RN39

SRN10KJ-L3-GP1 2R489 2R3J-2-GPR489 2R3J-2-GP

12 3

4

RN44

SRN2K2J-1-GP

RN44

SRN2K2J-1-GP

12

R20210KR2J-3-GPR20210KR2J-3-GP

12

C347

SC

D1U

10V2K

X-4G

PC

347S

CD

1U10V

2KX

-4GP

12R196 33R2J-2-GPR196 33R2J-2-GP

12 3

4

RN43 SRN33J-5-GP-URN43 SRN33J-5-GP-U

12 3


XO

UT

19X

IN20

RE

F122

RE

F0/F

SC

_TE

ST_

SE

L23

PCI_STP#25PCI4/FCTSEL134

PCIF0/ITP_SEL37

VTT

_PW

RG

D#/

PD

39

48M/FSA41FSB/TEST_MODE45

CPUC110CPUT111

CPUC013CPUT014

CPU_STP#24

CLKREQ2#26CLKREQ3#28

CLKREQ5#29

CLKREQ7#38

CLKREQ1#46

CLKREQ4#57

CLKREQ6#62

CLKREQ8#71CLKREQ9#72

PCI1/TME27PCI232PCI333

VS

S_R

EF

21V

SS

_CP

U15

VS

S_S

RC

4

VS

SA

8V

SS

_CP

U9

VS

S_P

CI

31V

SS

_PC

I35

VS

S_4

842

VS

S_S

RC

68

SCLK 16SDATA 17

GN

D73

VD

D_S

RC

1

VD

DA

7

VD

D_C

PU

12V

DD

_RE

F18

VD

D_P

CI

30V

DD

_PC

I36

VD

D_4

840

VD

D_S

RC

49V

DD

_SR

C54

VD

D_S

RC

65

DOT96T/27M_NSS 43DOT96C/27M_SS 44

SRCT_0/LCD100MT 47SRCC_0/LCD100MC 48

SRCT_1 50SRCC_1 51SRCT_2 52SRCC_2 53SRCT_3 55SRCC_3 56SRCT_4 58SCRC_4 59SRCT_5 60SCRC_5 61SRCT_6 63SRCC_6 64SRCT_7 66SRCC_7 67

SRCC_8 69SRCT_8 70

CPUT2_ITP/SRCT_10 6CPUC2_ITP/SRCC_10 5

SRCT_9 3SRCC_9 2

U20

CY28547LFXCT-GP

U20

CY28547LFXCT-GP

12

C32

8S

C8P

250V

2CC

-GP

C32

8S

C8P

250V

2CC

-GP

2

1C319SC10U6D3V5ZY-2GP

2


12 3


12 3


12 3


12

C70

1S

C8P

250V

2CC

-GP

C70

1S

C8P

250V

2CC

-GP

12

C699SC4D7U6D3V3KX-GP


12R484 2K2R2J-2-GPR484 2K2R2J-2-GP

12

C323

SC

D1U

10V2K

X-4G

PC

323S

CD

1U10V

2KX

-4GP

1 2L52

BLM21PG600SN-1GP

L52

BLM21PG600SN-1GP

12R206 475R2F-L1-GPR206 475R2F-L1-GP

12R203 33R2J-2-GPR203 33R2J-2-GP

12 3


1 2X2

X-14D31818M-25GP

X2

X-14D31818M-25GP

12R199 10KR2J-3-GPR199 10KR2J-3-GP

12

C717

SC

D1U

10V2K

X-4G

PC

717S

CD

1U10V

2KX

-4GP

12R487 33R2J-2-GPR487 33R2J-2-GP

12

C31

3S

C27

P50

V2J

N-2

-GP

C31

3S

C27

P50

V2J

N-2

-GP

12

C346SC27P50V2JN-2-GP

C346SC27P50V2JN-2-GP

12R491 10KR2J-3-GPR491 10KR2J-3-GP

12

C325

SC

D1U

10V2K

X-4G

PC

325S

CD

1U10V

2KX

-4GP

12R210 2K2R2J-2-GPR210 2K2R2J-2-GP

12



12 3

4


12

C33

6S

C8P

250V

2CC

-GP

C33

6S

C8P

250V

2CC

-GP

12 3


1 2L55

BLM21PG600SN-1GP

L55

BLM21PG600SN-1GP

12

C34

0S

C12

P50

V2J

N-3

GP

C34

0S

C12

P50

V2J

N-3

GP

12R207 33R2J-2-GPR207 33R2J-2-GP

12 3

4


12

C349SCD047U10V2KX-2GPC349SCD047U10V2KX-2GP

12R211 33R2J-2-GPR211 33R2J-2-GP

12

C320

SC

D1U

10V2K

X-4G

PC

320S

CD

1U10V

2KX

-4GP

12


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

H_DPRSTP#H_DPSLP#

H_CPUSLP#H_PSI#

TEST1

TEST5

CPU_MCH_BSEL2

H_ADS#H_A#3H_A#4H_A#5H_A#6H_A#7H_A#8H_A#9H_A#10H_A#11H_A#12H_A#13H_A#14H_A#15H_A#16

H_ADSTB#0

H_REQ#2

H_REQ#0H_REQ#1

H_DIV#3

H_DSTBN#3H_DSTBP#3

H_REQ#4H_REQ#3

H_A#17H_A#18H_A#19H_A#20H_A#21H_A#22H_A#23H_A#24H_A#25H_A#26H_A#27H_A#28H_A#29H_A#30H_A#31H_A#32H_A#33H_A#34H_A#35

H_ADSTB#1

CPU_RSVD01

H_A20M#H_FERR#

H_IGNNE#

CPU_RSVD02

H_STPCLK#H_INTR#H_NMI#H_SMI#

CPU_RSVD03

H_D#35

CPU_RSVD04CPU_RSVD05CPU_RSVD06CPU_RSVD07CPU_RSVD08CPU_RSVD09CPU_RSVD10

H_D#39

H_BNR#H_BPRI#

H_DEFER#H_DRDY#H_DBSY#

H_BR0#

H_IERR#H_INIT#

H_D#41

H_LOCK#H_RESET#

H_RS#0H_RS#1H_RS#2H_TRDY#

H_HIT#H_HITM#

H_D#44

H_D#46

ITP_BPM#0ITP_BPM#1ITP_BPM#2ITP_BPM#3ITP_BPM#4ITP_BPM#5ITP_TCKITP_TDIITP_TDOITP_TMSITP_TRST#

ITP_DBRESET#

H_THERMTRIP#

CLK_CPU_BCLK

H_D#50

CLK_CPU_BCLK#

H_D#15

H_D#16

H_D#63

COMP2

H_D#36

H_DIV#1

H_D#18

H_D#8

H_D#23

H_D#12

COMP1

H_D#59

H_D#48

H_D#45

H_D#24

H_D#14

COMP0

H_D#56

H_D#53

H_D#28

TEST2

H_D#34

H_DSTBP#1

H_D#40

H_DIV#0

H_D#11

H_D#0

CPU_MCH_BSEL1

H_D#58

H_D#42

H_D#62

H_D#52

H_DIV#2H_DIV#2

H_DSTBN#1

H_D#13

H_D#4

H_D#33

H_D#31

H_D#37

TEST3

H_D#30

H_D#20

H_D#10

H_D#7

H_D#5

H_D#47

CPU_MCH_BSEL0

TEST6

H_D#57

H_D#43

H_D#17

H_D#1

H_D#61

H_D#51

H_DSTBP#2H_DSTBP#2

H_D#26

H_DSTBP#0

H_D#3

H_D#27

H_D#38

H_D#22H_D#21

H_D#19

H_D#9

H_D#6

H_D#60

H_D#49

H_DSTBN#2H_DSTBN#2

H_D#25

H_DSTBN#0

H_D#2

H_DPWR#H_DPWR#

COMP3

H_D#55H_D#54

H_D#29

H_D#32

H_PWRGOODH_PWRGOOD

EC_CPU_PROCHOT#

H_THERMTRIP#

H_FERR#

H_DPRSTP#

H_DPSLP#

H_THRMDA

V_CPU_GTLREF

TEST4

H_THRMDC

EC_CPU_PROCHOT#

+1.05V_VCCP

+1.05V_VCCP

+1.05V_VCCP

+1.05V_VCCP

+1.05V_VCCP

H_RS#[0..2] 9

H_INTR#20

H_DSTBN#2 9

H_BNR# 9

H_RESET# 5,9

ITP_TCK 5

H_DPRSTP# 10,20,39

H_DRDY# 9

H_NMI#20

ITP_TDI 5

H_DBSY# 9

CPU_MCH_BSEL06,10

H_TRDY# 9

H_DSTBP#2 9

H_LOCK# 9

ITP_TMS 5

H_DPSLP# 20

ITP_TDO 5

H_HIT# 9

ITP_TRST# 5

CPU_MCH_BSEL16,10

H_HITM# 9

H_DIV#2 9

ITP_BPM#0 5

ITP_BPM#3 5

CPU_MCH_BSEL26,10

H_DSTBN#3 9

H_REQ#[0..4]9H_ADSTB#09

H_DSTBP#3 9

H_THRMDA 24

H_ADSTB#19

H_DIV#3 9

H_THRMDC 24

H_DPWR# 9

H_A#[ 3..35] 9

ITP_DBRESET# 5,22,33

H_D#[0..63] 9

H_BPRI# 9

H_CPUSLP# 9

H_DSTBN#09

CLK_CPU_BCLK 6

H_DEFER# 9

H_PSI# 39

CLK_CPU_BCLK# 6

H_DSTBP#09

H_BR0# 9

H_THERMTRIP# 24

H_DIV#09

H_A20M#20

H_DSTBN#19

ITP_BPM#1 5ITP_BPM#2 5

H_IGNNE#20

H_DSTBP#19

ITP_BPM#4 5ITP_BPM#5 5

H_STPCLK#20

H_DIV#19

H_INIT# 20

H_ADS# 9

H_FERR#20

H_PWRGOOD 20

EC_CPU_PROCHOT# 32

H_SMI#20

Title


Date: Sheet of


CPU-FSB(1/2) -3Beyonce UMA


DB5

Title


Date: Sheet of




DB5

Title


Date: Sheet of




DB5

TEST3 and TEST5

original value:SKT-CPU478P-GPUse old Symbol replace New P/N

layout note:Zo =55ohm , 0.5" MAX forGTLREF

For the purpose of testability,route thes signals through a groundreferenced Zo=55ohm trace that endsin a via that is near a GND viaand is accessible through anoscilloscope connection.

1TP3TP3

1TP12TP12

12R123 Do Not StuffDYR123 Do Not StuffDY

1TP2TP2

12

R7256R2J-4-GPR7256R2J-4-GP

1TP22TP22

12R88 56R2J-4-GPR88 56R2J-4-GP

1TP23TP23

12

R3771KR2F-3-GPR3771KR2F-3-GP


1TP16TP16 1TP15TP15

1TP13TP13

1TP24TP24

12

C225Do Not StuffDY C225Do Not StuffDY

1TP14TP141

2

R3762KR2F-3-GP

R3762KR2F-3-GP

1TP1TP1

1TP11TP11 12

R87Do Not StuffDY R87Do Not StuffDY

1TP9TP9

1TP85TP85

12R70 27D4R2F-L1-GPR70 27D4R2F-L1-GP

D16#N22D17#K25D18#P26D19#R23D20#L23D21#M24D22#L22D23#M23D24#P25D25#P23D26#P22D27#T24D28#R24D29#L25D30#T25D31#N25

DINV0#H25

DINV1#N24

DSTBN0#J26

DSTBN1#L26

DSTBP0#H26

DSTBP1#M26

D0#E22D1#F24D2#E26D3#G22D4#F23D5#G25D6#E25D7#E23D8#K24D9#G24D10#J24D11#J23D12#H22D13#F26D14#K22D15#H23

D53# AC26

D60# AC22

D63# AC23

GTLREFAD26

TEST2D25

BSEL0B22BSEL1B23BSEL2C21

DINV2# U22

D32# Y22D33# AB24D34# V24D35# V26D36# V23

D38# U25D39# U23D40# Y25D41# W22D42# Y23D43# W24D44# W25D45# AA23D46# AA24D47# AB25

DSTBP2# AA26DSTBN2# Y26

D48# AE24D49# AD24

D52# AB21

D54# AD20D55# AE22D56# AF23D57# AC25D58# AE21D59# AD21

D61# AD23

DINV3# AC20

DSTBN3# AE25

D51# AB22D50# AA21

D62# AF22

COMP0 R26COMP1 U26

DPRSTP# E5DPSLP# B5DPWR# D24

PWRGOOD D6SLP# D7PSI# AE6

TEST1C23

TEST6A26

TEST3C24

TEST5AF1TEST4AF26

D37# T22

DSTBP3# AF24

COMP2 AA1COMP3 Y1

2 OF 4

DATA GRP0

DATA GRP1

DATA GRP2

DATA GRP3

MISC

U54B

SKT-CPU478P-GP62.10079.021

2 OF 4

DATA GRP0

DATA GRP1

DATA GRP2

DATA GRP3

MISC

U54B

SKT-CPU478P-GP62.10079.021

12R67 54D9R2F-L1-GPR67 54D9R2F-L1-GP

1 TP10TP10

12R73 56R2J-4-GPR73 56R2J-4-GP

12R57 27D4R2F-L1-GPR57 27D4R2F-L1-GP

12R128 56R2J-4-GPR128 56R2J-4-GP

1TP77TP7712R60 54D9R2F-L1-GPR60 54D9R2F-L1-GP

A3#J4A4#L5A5#L4A6#K5A7#M3A8#N2A9#J1A10#N3A11#P5A12#P2A13#L2A14#P4A15#P1A16#R1

A20M#A6

ADS# H1

ADSTB0#M1

REQ0#K3REQ1#H2REQ2#K2REQ3#J3REQ4#L1

A17#Y2A18#U5A19#R3A20#W6A21#U4A22#Y5

A30#U2

A24#R4A25#T5A26#T3

A32#W3

A28#W5A29#Y4

A27#W2

A31#V4

A33#AA4A34#AB2A35#AA3

FERR#A5IGNNE#C4

RSVD#M4M4RSVD#N5N5RSVD#T2T2RSVD#V3V3RSVD#B2B2RSVD#C3C3

BNR# E2BPRI# G5

DEFER# H5

DBSY# E1DRDY# F21

BR0# F1

IERR# D20INIT# B3

LOCK# H4

RS0# F3RS1# F4RS2# G3

TRDY# G2

HIT# G6HITM# E4

BPM0# AD4BPM1# AD3BPM2# AD1BPM3# AC4PRDY# AC2PREQ# AC1

TCK AC5TDI AA6

TDO AB3TMS AB5

TRST# AB6DBR# C20

PROCHOT# D21THRMDA A24

THERMTRIP# C7

BCLK0 A22BCLK1 A21

RSVD#D2D2

RSVD#F6F6RSVD#D3D3RSVD#D22D22

STPCLK#D5LINT0C6LINT1B4SMI#A3

A23#U1

ADSTB1#V1

RESET# C1

KEY_NCB1

THRMDC B25

1 OF 4

RESERVED

HCLK

THERMAL

ADDR GROUP 1

XDP/ITP SIGNALS

CONTROL

ADDR GROUP 0

ICH

U54A

SKT-CPU478P-GP62.10079.021

1 OF 4

RESERVED

HCLK

THERMAL

ADDR GROUP 1

XDP/ITP SIGNALS

CONTROL

ADDR GROUP 0

ICH

U54A

SKT-CPU478P-GP62.10079.021

1TP8TP8

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

VSSSENSE

VID0VID1VID2VID3VID4VID5VID6

VCCSENSE

VID[0..6]

+VCC_CORE +VCC_CORE

+1.5V_RUN

+VCC_CORE

+1.05V_VCCP

VCCSENSE 39

VSSSENSE 39

VID[0..6] 39

Title


Date: Sheet of


06.CPU-POWER (2/2) -3Beyonce UMA


DB5

Title


Date: Sheet of




DB5

Title


Date: Sheet of




DB5

10uF 0805 X5R -> 85 degree C ,Or better such As X6S and X7R

Layout note: place C59 nearPIN B26

Layout note:Place R53 and R54 within 1" of CPU.Routing VCC_SENSE and VSS_SENSE at27.4 ohms with 50 mils spacing.

SB:70312

SB:70312

SB:70312

-1:70524

-1:70505

-1:70524

-1:70524

-1:70524

2

1

C676

SC

10U6D

3V5K

X-2G

P

2

1

C676

SC

10U6D

3V5K

X-2G

P

2

1

C602

SC

10U6D

3V5K

X-2G

P

2

1

C602

SC

10U6D

3V5K

X-2G

P

2

1

C272

SC

10U6D

3V5K

X-2G

P

2

1

C272

SC

10U6D

3V5K

X-2G

P

12

C91

SC

D1U

10V2K

X-4G

PC

91S

CD

1U10V

2KX

-4GP

2

1

C275

SC

10U6D

3V5K

X-2G

P

2

1

C275

SC

10U6D

3V5K

X-2G

P

2

1

C599

SC

10U6D

3V5K

X-2G

P

2

1

C599

SC

10U6D

3V5K

X-2G

P

2


2


12

C670

Do N

ot Stuff

DY

C670

Do N

ot Stuff

DY

12

C671

Do N

ot Stuff

CD

C671

Do N

ot Stuff

CD21

C672

Do N

ot Stuff

CD21

C672

Do N

ot Stuff

CD

2

1

C601

SC

10U6D

3V5K

X-2G

P

2

1

C601

SC

10U6D

3V5K

X-2G

P

2

1

C598

SC

10U6D

3V5K

X-2G

P

2

1

C598

SC

10U6D

3V5K

X-2G

P

2

1

C673

SC

10U6D

3V5K

X-2G

P

2

1

C673

SC

10U6D

3V5K

X-2G

P

12



2

1

C100

SC

10U6D

3V5K

X-2G

P

2

1

C100

SC

10U6D

3V5K

X-2G

P

12

C149

SC

D1U

10V2K

X-4G

PC

149S

CD

1U10V

2KX

-4GP

12

C669

Do N

ot Stuff

DYC669

Do N

ot Stuff

DY

2

1

C600

SC

10U6D

3V5K

X-2G

P

2

1

C600

SC

10U6D

3V5K

X-2G

P

2

1

C104

SC

10U6D

3V5K

X-2G

P

2

1

C104

SC

10U6D

3V5K

X-2G

P

2

1

C103

SC

10U6D

3V5K

X-2G

P

2

1

C103

SC

10U6D

3V5K

X-2G

P

12

C147

SC

D1U

10V2K

X-4G

PC

147S

CD

1U10V

2KX

-4GP

12

C678

Do N

ot Stuff

CD

C678

Do N

ot Stuff

CD

VCCA7VCCA9

VCCAC10

VCCA10VCCA12VCCA13VCCA15VCCA17VCCA18VCCA20VCCB7VCCB9VCCB10VCCB12VCCB14VCCB15VCCB17VCCB18VCCB20VCCC9VCCC10VCCC12VCCC13VCCC15VCCC17VCCC18VCCD9VCCD10VCCD12VCCD14VCCD15VCCD17VCCD18VCCE7VCCE9VCCE10VCCE12VCCE13VCCE15

VCCAA7VCCAA9VCCAA10VCCAA12VCCAA13VCCAA15VCCAA17VCCAA18VCCAA20VCCAB9

VCCAB12VCCAB14VCCAB15VCCAB17VCCAB18

VCCE17VCCE18VCCE20VCCF7VCCF9VCCF10VCCF12VCCF14VCCF15VCCF17VCCF18VCCF20

VCC AB20VCC AB7VCC AC7VCC AC9VCC AC12VCC AC13VCC AC15VCC AC17VCC AC18VCC AD7VCC AD9VCC AD10VCC AD12VCC AD14VCC AD15VCC AD17VCC AD18VCC AE9VCC AE10VCC AE12VCC AE13VCC AE15VCC AE17VCC AE18VCC AE20VCC AF9VCC AF10VCC AF12VCC AF14VCC AF15VCC AF17VCC AF18VCC AF20

VCCP G21

VCCP J6

VCCP J21

VCCP K6

VCCP K21

VCCP M6

VCCP M21

VCCP N6VCCP N21

VCCP R6VCCP R21

VCCP T6VCCP T21

VCCP V6

VCCP V21VCCP W21

VCCA B26VCCA C26

VID0 AD6

VID6 AE2

VID4 AE3

VID2 AE5

VID5 AF3

VID3 AF4

VID1 AF5

VSSSENSE AE7

VCCSENSE AF7

VCCAB10

3 OF 4U54C

SKT-CPU478P-GP62.10079.021

3 OF 4U54C

SKT-CPU478P-GP62.10079.021

2

1

C101

SC

10U6D

3V5K

X-2G

P

2

1

C101

SC

10U6D

3V5K

X-2G

P

12

C680

Do N

ot Stuff

DY

C680

Do N

ot Stuff

DY

12

C178

SC

D1U

10V2K

X-4G

PC

178S

CD

1U10V

2KX

-4GP

VSSAF2

VSSA4VSSA8VSSA11VSSA14VSSA16VSSA19VSSA23

VSSB6VSSB8VSSB11VSSB13VSSB16VSSB19VSSB21VSSB24VSSC5VSSC8VSSC11VSSC14VSSC16VSSC19VSSC2VSSC22VSSC25VSSD1VSSD4VSSD8VSSD11VSSD13VSSD16VSSD19VSSD23VSSD26VSSE3VSSE6VSSE8VSSE11VSSE14VSSE16VSSE19VSSE21VSSE24VSSF5VSSF8VSSF11VSSF13VSSF16VSSF19VSSF2VSSF22VSSF25VSSG4VSSG1VSSG23VSSG26VSSH3VSSH6VSSH21VSSH24VSSJ2VSSJ5VSSJ22VSSJ25VSSK1VSSK4VSSK23VSSK26VSSL3VSSL6VSSL21VSSL24VSSM2VSSM5VSSM22VSSM25VSSN1VSSN4VSSN23VSSN26VSSP3

VSS P6VSS P21VSS P24VSS R2VSS R5VSS R22VSS R25VSS T1VSS T4VSS T23VSS T26VSS U3VSS U6VSS U21VSS U24VSS V2VSS V5VSS V22VSS V25VSS W1VSS W4VSS W23VSS W26VSS Y3VSS Y6VSS Y21VSS Y24VSS AA2VSS AA5VSS AA8VSS AA11VSS AA14VSS AA16VSS AA19VSS AA22VSS AA25VSS AB1VSS AB4VSS AB8VSS AB11VSS AB13VSS AB16VSS AB19VSS AB23VSS AB26VSS AC3VSS AC6VSS AC8VSS AC11VSS AC14VSS AC16VSS AC19VSS AC21VSS AC24VSS AD2VSS AD5VSS AD8VSS AD11VSS AD13VSS AD16VSS AD19VSS AD22VSS AD25VSS AE1VSS AE4VSS AE8VSS AE11VSS AE14VSS AE16VSS AE19VSS AE23VSS AE26VSS A2VSS AF6VSS AF8VSS AF11VSS AF13VSS AF16VSS AF19VSS AF21VSS A25VSS AF25

4 OF 4U54D

SKT-CPU478P-GP62.10079.021

4 OF 4U54D

SKT-CPU478P-GP62.10079.021

2

1

C129

SC

10U6D

3V5K

X-2G

P

2

1

C129

SC

10U6D

3V5K

X-2G

P

2

1

C274

SC

10U6D

3V5K

X-2G

P

2

1

C274

SC

10U6D

3V5K

X-2G

P

2

1

C273

SC

10U6D

3V5K

X-2G

P

2

1

C273

SC

10U6D

3V5K

X-2G

P

12R49 100R2F-L1-GP-UR49 100R2F-L1-GP-U

2

1

C677

SC

10U6D

3V5K

X-2G

P

2

1

C677

SC

10U6D

3V5K

X-2G

P

12

TC2Do Not Stuff

DY TC2Do Not Stuff

DY

2

1

C127

SC

10U6D

3V5K

X-2G

P

2

1

C127

SC

10U6D

3V5K

X-2G

P

2

1

C603

SC

10U6D

3V5K

X-2G

P

2

1

C603

SC

10U6D

3V5K

X-2G

P

12

C679

Do N

ot Stuff

DY

C679

Do N

ot Stuff

DY

12

C122

SC

D1U

10V2K

X-4G

PC

122S

CD

1U10V

2KX

-4GP

12

C271

Do N

ot Stuff

CD

C271

Do N

ot Stuff

CD 21

C128

SC

10U6D

3V5K

X-2G

P

2

1

C128

SC

10U6D

3V5K

X-2G

P

2

1

C99

SC

10U6D

3V5K

X-2G

P

2

1

C99

SC

10U6D

3V5K

X-2G

P

2

1

C675

SC

10U6D

3V5K

X-2G

P

2

1

C675

SC

10U6D

3V5K

X-2G

P

2

1

C126

SC

10U6D

3V5K

X-2G

P

2

1

C126

SC

10U6D

3V5K

X-2G

P

12 C102

SC

D1U

10V2K

X-4G

PC

102S

CD

1U10V

2KX

-4GP

2

1

C674

SC

10U6D

3V5K

X-2G

P

2

1

C674

SC

10U6D

3V5K

X-2G

P

12R50 100R2F-L1-GP-UR50 100R2F-L1-GP-U

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

H_A#17H_A#18H_A#19H_A#20H_A#21H_A#22H_A#23H_A#24H_A#25

H_RS#0H_RS#1

H_A#26H_A#27H_A#28H_A#29H_A#30H_A#31H_A#32H_A#33H_A#34H_A#35

H_DSTBN#3

H_SCOMP#

H_RCOMP

H_SCOMP

H_SWING

H_DIV#0H_DIV#1H_DIV#2H_DIV#3

H_DSTBP#3

H_DSTBP#0H_DSTBP#1H_DSTBP#2

H_D#0H_D#1

H_HIT#

H_LOCK#H_HITM#

H_D#2H_D#3H_D#4H_D#5H_D#6H_D#7

H_ADSTB#1

H_ADS#H_ADSTB#0

H_BNR#H_BPRI#

H_D#8H_D#9H_D#10H_D#11H_D#12

H_BR0#

H_DBSY#H_DEFER#

H_DPWR#H_DRDY#

H_D#13H_D#14H_D#15

CLK_MCH_BCLK#CLK_MCH_BCLK

H_TRDY#

H_D#16H_D#17H_D#18H_D#19H_D#20H_D#21H_D#22H_D#23H_D#24H_D#25H_D#26H_D#27H_D#28H_D#29H_D#30H_D#31

H_DSTBN#0

H_D#32H_D#33H_D#34H_D#35H_D#36H_D#37H_D#38H_D#39H_D#40H_D#41H_D#42H_D#43H_D#44H_D#45H_D#46H_D#47H_D#48H_D#49H_D#50H_D#51H_D#52H_D#53H_D#54H_D#55H_D#56H_D#57H_D#58H_D#59H_D#60H_D#61H_D#62H_D#63

H_REQ#2

H_REQ#0H_REQ#1

H_REQ#4H_REQ#3

H_DSTBN#1

H_SCOMP#H_SCOMP

H_RCOMPH_SWING

H_CPUSLP#H_RESET#

H_A#3H_A#4H_A#5H_A#6H_A#7H_A#8H_A#9H_A#10H_A#11H_A#12H_A#13H_A#14H_A#15H_A#16

H_DSTBN#2

H_RS#2H_REFH_REFH_REF

+1.05V_VCCP

+1.05V_VCCP

+1.05V_VCCP

+1.05V_VCCP

H_RESET#5,7

H_DBSY# 7

H_RS#[0..2] 7

H_DSTBN#3 7

CLK_MCH_BCLK# 6H_DPWR# 7

CLK_MCH_BCLK 6

H_ADSTB#0 7H_ADSTB#1 7

H_DRDY# 7H_HIT# 7H_HITM# 7

H_DIV#0 7

H_ADS# 7

H_DIV#1 7

H_DEFER# 7

H_DIV#2 7H_DIV#3 7

H_BNR# 7

H_DSTBP#3 7

H_DSTBP#0 7H_DSTBP#1 7H_DSTBP#2 7

H_BPRI# 7

H_A#[ 3..35] 7

H_TRDY# 7

H_DSTBN#0 7

H_REQ#[0..4] 7

H_D#[0..63]7

H_DSTBN#1 7

H_CPUSLP#7

H_BR0# 7

H_DSTBN#2 7

H_LOCK# 7

Title


Date: Sheet of


GMCH-FSB LIBC (1/6) -3Beyonce UMA


DB5

Title


Date: Sheet of




DB5

Title


Date: Sheet of




DB5

H_RCOMP routing Trace width andSpacing use 10 / 20 mil

H_SCOMP and H_SCOMP# Resistorsand Capacitors close Caliistoga500 mil ( MAX )Zo=55ohms

H_SWING routing Trace width andSpacing use 10 / 20 mil

H_SWING Resistors andCapacitors closeCaliistoga 500 mil ( MAX )

From Schematic DesignChecklit v.1201221 1% pull high 1001% pull low

H_REF Decoupling Crestlineclose Crestline 100 mil

Change to 71.CREST.M02

12

R4592KR2F-3-GP

R4592KR2F-3-GP

12R417 54D9R2F-L1-GPR417 54D9R2F-L1-GP

H_D#0E2H_D#1G2H_D#2G7H_D#3M6H_D#4H7H_D#5H3H_D#6G4H_D#7F3H_D#8N8H_D#9H2H_D#10M10H_D#11N12H_D#12N9H_D#13H5H_D#14P13H_D#15K9H_D#16M2H_D#17W10H_D#18Y8H_D#19V4H_D#20M3H_D#21J1H_D#22N5H_D#23N3H_D#24W6H_D#25W9H_D#26N2H_D#27Y7H_D#28Y9H_D#29P4H_D#30W3H_D#31N1H_D#32AD12H_D#33AE3H_D#34AD9H_D#35AC9H_D#36AC7H_D#37AC14H_D#38AD11H_D#39AC11H_D#40AB2H_D#41AD7H_D#42AB1H_D#43Y3H_D#44AC6H_D#45AE2H_D#46AC5H_D#47AG3H_D#48AJ9H_D#49AH8H_D#50AJ14H_D#51AE9H_D#52AE11H_D#53AH12H_D#54AJ5H_D#55AH5H_D#56AJ6H_D#57AE7H_D#58AJ7H_D#59AJ2H_D#60AE5H_D#61AJ3H_D#62AH2H_D#63AH13

H_SWINGB3H_RCOMPC2

H_SCOMPW1H_SCOMP#W2

H_CPURST#B6H_CPUSLP#E5

H_AVREFB9H_DVREFA9

H_A#23 D17

H_A#31 E17

H_A#28 E19

H_A#33 A19

H_A#4 B11

H_A#13 B13

H_A#16 B14

H_A#30 B15

H_A#20 B16

H_A#29 B17

H_A#27 B18

H_A#34 B19

H_A#5 C11

H_A#11 C14

H_A#7 C15

H_A#32 C18

H_A#8 F16

H_A#10 G17

H_A#21 H20

H_A#3 J13

H_A#15 J17

H_A#26 J19

H_A#12 K16

H_A#17 K19

H_A#9 L13

H_A#14 L16

H_A#22 L19

H_A#25 N16

H_A#35 N19

H_A#18 P15H_A#19 R17

H_A#6 M11

H_A#24 M17

H_ADS# G12H_ADSTB#0 H17H_ADSTB#1 G20

H_BNR# C8H_BPRI# E8

H_BREQ# F12H_DEFER# D6

H_DBSY# C10HPLL_CLK AM5

HPLL_CLK# AM7H_DPWR# H8H_DRDY# K7

H_HIT# E4H_HITM# C6

H_TRDY# B7H_LOCK# G10

H_DINV#2 AD13H_DINV#3 AE13

H_DINV#0 K5H_DINV#1 L2

H_DSTBN#2 AD2H_DSTBN#3 AH11

H_DSTBN#1 K3H_DSTBN#0 M7

H_DSTBP#2 AC2H_DSTBP#1 K2

H_DSTBP#3 AJ10

H_DSTBP#0 L7

H_REQ#1 E13H_REQ#2 A11

H_REQ#4 B12H_REQ#3 H13

H_REQ#0 M14

H_RS#1 D7H_RS#2 D8

H_RS#0 E12

1 OF 10

HOST

U56A

CRESTLINE-GP-U-NF71.CREST.00U

1 OF 10

HOST

U56A


12R463 24D9R2F-L-GPR463 24D9R2F-L-GP

12


12


12

R465221R2F-2-GPR465221R2F-2-GP

12R420 54D9R2F-L1-GPR420 54D9R2F-L1-GP

12

R464100R2F-L1-GP-UR464100R2F-L1-GP-U

12


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

CLK_MCH_3GPLL#CLK_MCH_3GPLL

ICH_PWRGD

PM_EXTTS#0PM_EXTTS#1

PM_BMBUSY#H_DPRSTP#

DPRSLPVR_R

SM_RCOMP_VOL

TEST2_GMCH

M_ODT2M_ODT3

M_ODT0M_ODT1

M_CLK_DDR0M_CLK_DDR1

M_CLK_DDR#0M_CLK_DDR#1

DDR_CS2_DIMMB#DDR_CS3_DIMMB#

DDR_CKE2_DIMMBDDR_CKE3_DIMMB

DDR_CS0_DIMMA#DDR_CS1_DIMMA#

DDR_CKE0_DIMMADDR_CKE1_DIMMA

M_CLK_DDR2M_CLK_DDR3

M_CLK_DDR#2M_CLK_DDR#3

SM_RCOMP_VOH

SM_RCOMPSM_RCOMP#

MCH_CLVREF

DMI_MTX_IRX_P0

DMI_MTX_IRX_P2DMI_MTX_IRX_P3

DMI_MTX_IRX_P1

DMI_MRX_ITX_N0DMI_MRX_ITX_N1DMI_MRX_ITX_N2DMI_MRX_ITX_N3

DMI_MRX_ITX_P0DMI_MRX_ITX_P1DMI_MRX_ITX_P2DMI_MRX_ITX_P3

DMI_MTX_IRX_N0DMI_MTX_IRX_N1DMI_MTX_IRX_N2DMI_MTX_IRX_N3

ICH_CL_PWROK

MCH_ICH_SYNC#

TEST1_GMCH

ICH_CL_RST0#

CLK_3GPLLREQ#

CL_CLK0CL_DATA0

PLTRST#CTHERMTRIP_MCH#

CPU_MCH_BSEL1CPU_MCH_BSEL2

CPU_MCH_BSEL0

PM_EXTTS#0PM_EXTTS#1

SDVO_CTRLDATASDVO_CTRLCLK

MCH_DREFCLKMCH_DREFCLK#DREF_SSCLKDREF_SSCLK#

V_DDR_MCH_REF

+1.8V_SUS

+1.25V_RUN

+1.8V_SUS

+1.05V_VCCP

+3.3V_RUN

+2.5V_RUN

MCH_ICH_SYNC# 22

CL_CLK0 22CL_DATA0 22

ICH_CL_RST0# 22

DPRSLPVR22,33,39

CLK_MCH_3GPLL 6CLK_MCH_3GPLL# 6

ICH_CL_PWROK 22,32

DMI_MTX_IRX_N0 21DMI_MTX_IRX_N1 21DMI_MTX_IRX_N2 21DMI_MTX_IRX_N3 21

DMI_MTX_IRX_P0 21DMI_MTX_IRX_P1 21DMI_MTX_IRX_P2 21DMI_MTX_IRX_P3 21

DMI_MRX_ITX_N1 21DMI_MRX_ITX_N2 21DMI_MRX_ITX_N3 21

DMI_MRX_ITX_P0 21DMI_MRX_ITX_P1 21DMI_MRX_ITX_P2 21DMI_MRX_ITX_P3 21

DMI_MRX_ITX_N0 21

M_CLK_DDR0 15M_CLK_DDR1 15M_CLK_DDR2 16M_CLK_DDR3 16

M_CLK_DDR#0 15M_CLK_DDR#1 15M_CLK_DDR#2 16M_CLK_DDR#3 16

DDR_CKE0_DIMMA 15DDR_CKE1_DIMMA 15DDR_CKE2_DIMMB 16DDR_CKE3_DIMMB 16

DDR_CS0_DIMMA# 15DDR_CS1_DIMMA# 15DDR_CS2_DIMMB# 16DDR_CS3_DIMMB# 16

M_ODT0 15M_ODT1 15M_ODT2 16M_ODT3 16

H_DPRSTP#7,20,39

PLTRST#17,21,25,26,27,32

SB_NB_PCIE_RST#21 PM_EXTTS#015PM_EXTTS#116

THERMTRIP_MCH#24

ICH_PWRGD22,36

PM_BMBUSY#22

CLK_3GPLLREQ# 6

CPU_MCH_BSEL06,7CPU_MCH_BSEL16,7CPU_MCH_BSEL26,7

SDVO_CTRLDATA 17SDVO_CTRLCLK 17

MCH_DREFCLK 6MCH_DREFCLK# 6DREF_SSCLK 6DREF_SSCLK# 6

Title


Date: Sheet of


GMCH-DMI/DDR (2/6) -3Beyonce UMA


DB5

Title


Date: Sheet of




DB5

Title


Date: Sheet of




DB5

FSB 800

FSB 667

Other

CFG[2..0] FSB Select

LHL

LHH

Reserved

LL

LH

HL

HH *

CFG[13:12]

Reserved

XOR Mode Enabled

All Z Mode Enabled

Normal Operation

Layout Note:MCH_CLVREF ~= 0.350VWidth/Spacing = 12/12

CLOSE PIN BL15 BK14

Mobile CPU

**

CFG 16

*

FSB Dynamic ODT

*

CFG Strap

Disabled

High

*

Low

Enabled*

DMI X 2

CFG 18VCC Select

*****

*

CFG 9

1.05V

Reserved Lane

1.5V

is Default setting

Normal Operation

CFG 19DMI Lane Reserved

DMI X 4

Normal Operation

CFG 10

Reserved Lane

Reserved

PCIE/SDVO Select

Moby Dick

Only PCIE or SDVO is operation

Calistoga

Mobility

CFG 20 PCIE and SDVOare operation simu

CFG 11 Reserved

SDVO_CTRLDATA

CFG 5

CFG 6

No SDVO Device present

CFG 7

Calistoga

DT/Transportable CPU

SDVO Device present

Layout Note:Location of all MCH_CFG strapresistors needs to be close tominmize stub.

SB:70213

61229

12



12

R11320KR2J-L2-GPR11320KR2J-L2-GP

12


12R63 100R2J-2-GPR63 100R2J-2-GP

12


12

R466Do Not StuffR466Do Not Stuff

12R367 20R2F-GPR367 20R2F-GP12R366 20R2F-GPR366 20R2F-GP


12



12

R387392R2F-GPR387392R2F-GP

RSVD#A35A35

RSVD#B34B34RSVD#B36B36RSVD#B37B37

RSVD#C34C34

RSVD#P36P36RSVD#P37P37RSVD#R35R35RSVD#N35N35RSVD#AR12AR12RSVD#AR13AR13RSVD#AM12AM12RSVD#AN13AN13RSVD#J12J12RSVD#AR37AR37RSVD#AM36AM36RSVD#AL36AL36RSVD#AM37AM37RSVD#D20D20

RSVD#H10H10RSVD#B51B51RSVD#BJ20BJ20RSVD#BK22BK22RSVD#BF19BF19RSVD#BH20BH20RSVD#BK18BK18RSVD#BJ18BJ18RSVD#BF23BF23RSVD#BG23BG23RSVD#BC23BC23RSVD#BD24BD24

RSVD#BH39BH39RSVD#AW20AW20RSVD#BK20BK20

RSVD#B44B44RSVD#C44C44

CFG0P27CFG1N27CFG2N24CFG3C21CFG4C23CFG5F23CFG6N23CFG7G23CFG8J20CFG9C20CFG10R24CFG11L23CFG12J23CFG13E23CFG14E20CFG15K23CFG16M20CFG17M24CFG18L32CFG19N33CFG20L35

PM_BM_BUSY#G41PM_DPRSTP#L39PM_EXT_TS#0L36PM_EXT_TS#1J36PWROKAW49RSTIN#AV20THERMTRIP#N20DPRSLPVRG36

NC#BJ51BJ51NC#BK51BK51NC#BK50BK50NC#BL50BL50NC#BL49BL49NC#BL3BL3NC#BL2BL2NC#BK1BK1NC#BJ1BJ1NC#E1E1NC#A5A5NC#C51C51NC#B50B50NC#A50A50NC#A49A49NC#BK2BK2

SM_CK4 AV23

SM_CK0 AV29

SM_CK#4 AW23SM_CK#3 AW25

SM_CK#0 AW30

SM_CKE1 AY32

SM_CK#1 BA23

SM_CK3 BA25SM_CK1 BB23

SM_CKE3 BD39

SM_CKE0 BE29

SM_CKE4 BG37

SM_CS#2 BG16

SM_CS#0 BG20SM_CS#1 BK16

SM_CS#3 BE13

SM_ODT3 BE16

SM_ODT0 BH18

SM_ODT2 BJ14SM_ODT1 BJ15

SM_RCOMP BL15SM_RCOMP# BK14

SM_VREF#AR49 AR49SM_VREF#AW4 AW4

DPLL_REF_CLK B42DPLL_REF_CLK# C42

DPLL_REF_SSCLK H48DPLL_REF_SSCLK# H47

PEG_CLK K44PEG_CLK# K45

DMI_RXN1 AJ38DMI_RXN2 AN42DMI_RXN3 AN46

DMI_RXN0 AN47

DMI_RXP1 AJ39DMI_RXP0 AM47

DMI_RXP2 AN41DMI_RXP3 AN45

DMI_TXN1 AJ41DMI_TXN0 AJ46

DMI_TXN2 AM40DMI_TXN3 AM44

DMI_TXP1 AJ42DMI_TXP0 AJ47

DMI_TXP2 AM39DMI_TXP3 AM43

GFX_VID2 C38

GFX_VID0 E35GFX_VID1 A39

GFX_VID3 B39GFX_VR_EN E36

CL_CLK AM49CL_DATA AK50

CL_PWROK AT43CL_RST# AN49CL_VREF AM50

TEST1 A37TEST2 R32

SDVO_CTRL_CLK H35SDVO_CTRL_DATA K36

CLKREQ# G39ICH_SYNC# G40

SM_RCOMP_VOH BK31SM_RCOMP_VOL BL31

2 OF 10

RSVD

DDR MUXING

CLK

DMI

CFG

PM

NC

MISC

ME

GRAPHICS VID

U56B

CRESTLINE-GP-U-NF 71.CREST.00U

2 OF 10

RSVD

DDR MUXING

CLK

DMI

CFG

PM

NC

MISC

ME

GRAPHICS VID

U56B


12R119 56R2J-4-GPR119 56R2J-4-GP

12

C615SCD1U10V2KX-4GP

C615SCD1U10V2KX-4GP

12R145 Do Not StuffR145 Do Not Stuff

12

R3653K01R2F-3-GP

R3653K01R2F-3-GP1

2

C563SC2D2U6D3V3MX-1-GPC563SC2D2U6D3V3MX-1-GP

1 234

RN105Do Not StuffDYRN105

Do Not StuffDY

12


123

4

RN1 SRN10KJ-5-GPRN1 SRN10KJ-5-GP

12

C564SC2D2U6D3V3MX-1-GP


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

DDR_B_BS[0..2]DDR_A_BS0

DDR_A_DQS0

DDR_B_D0

DDR_B_D26

DDR_B_D17

DDR_B_D14

DDR_B_D21

DDR_B_D18DDR_B_D19DDR_B_D20

DDR_B_D15

DDR_B_D25


DDR_B_D16

DDR_B_D52

DDR_B_D43

DDR_B_D40

DDR_B_D47


DDR_B_D41

DDR_B_D51


DDR_B_D42

DDR_B_D39

DDR_B_D30

DDR_B_D27

DDR_B_D34


DDR_B_D28

DDR_B_D38


DDR_B_D29

DDR_B_D13

DDR_B_D4

DDR_B_D1

DDR_B_D8


DDR_B_D2

DDR_B_D12


DDR_B_D3

DDR_B_D56

DDR_B_D53

DDR_B_D60


DDR_B_D54


DDR_B_D55

DDR_A_DM[0..7]

DDR_B_BS0DDR_B_BS1DDR_B_BS2

DDR_B_CAS#

DDR_B_DM0DDR_B_DM1DDR_B_DM2DDR_B_DM3DDR_B_DM4DDR_B_DM5DDR_B_DM6DDR_B_DM7

DDR_B_DQS0DDR_B_DQS1DDR_B_DQS2DDR_B_DQS3DDR_B_DQS4DDR_B_DQS5DDR_B_DQS6DDR_B_DQS7

DDR_B_DM[0..7]

DDR_A_D[0..63]

DDR_B_D[0..63]

DDR_A_DQS[0..7]

DDR_A_D0

DDR_A_D26

DDR_A_D17

DDR_A_D14

DDR_A_D21

DDR_A_D18DDR_A_D19DDR_A_D20

DDR_A_D15

DDR_A_D25


DDR_A_D16

DDR_A_D52

DDR_A_D43

DDR_A_D40

DDR_A_D47


DDR_A_D41

DDR_A_D51


DDR_A_D42

DDR_A_D39

DDR_A_D30

DDR_A_D27

DDR_A_D34


DDR_A_D28

DDR_A_D38


DDR_A_D29

DDR_A_D13

DDR_A_D4

DDR_A_D1

DDR_A_D8


DDR_A_D2

DDR_A_D12


DDR_A_D3

DDR_A_D56

DDR_A_D53

DDR_A_D60


DDR_A_D54


DDR_A_D55

DDR_B_DQS[0..7]

DDR_A_BS[0..2]

DDR_A_DQS3

DDR_A_BS2

DDR_A_CAS#

DDR_A_DQS1

DDR_A_DM1DDR_A_DM2

DDR_A_DQS2

DDR_A_DM7

DDR_A_DM3

DDR_A_DM5DDR_A_DM6

DDR_A_DQS7

DDR_A_DQS4

DDR_A_BS1

DDR_A_DM0

DDR_A_DQS6

DDR_A_DM4

DDR_A_DQS5

DDR_A_DQS#5

DDR_A_DQS#2

DDR_A_DQS#4

DDR_A_DQS#1

DDR_A_DQS#7

DDR_A_DQS#0

DDR_A_DQS#3

DDR_A_DQS#6

DDR_A_DQS#[0..7]

DDR_A_MA4DDR_A_MA3

DDR_A_MA8DDR_A_MA9

DDR_A_MA14

DDR_A_MA6DDR_A_MA5

DDR_A_MA13

DDR_A_MA1

DDR_A_MA7

DDR_A_MA2

DDR_A_MA0

DDR_A_MA12

DDR_A_MA10DDR_A_MA11

DDR_A_MA[0..14]

M_A_RCVEN#

DDR_A_WE#

DDR_A_RAS#

DDR_B_DQS#0DDR_B_DQS#1DDR_B_DQS#2DDR_B_DQS#3DDR_B_DQS#4DDR_B_DQS#5DDR_B_DQS#6DDR_B_DQS#7

DDR_B_DQS#[0..7]

DDR_B_MA14

DDR_B_MA[0..14]DDR_B_MA0

DDR_B_MA4

DDR_B_MA13

DDR_B_MA1

DDR_B_MA8

DDR_B_MA5DDR_B_MA6DDR_B_MA7

DDR_B_MA2

DDR_B_MA12

DDR_B_MA9DDR_B_MA10DDR_B_MA11

DDR_B_MA3

DDR_B_RAS#

DDR_B_WE#

M_B_RCVEN#

DDR_A_CAS# 15

DDR_B_D[0..63]16

DDR_B_DM[0..7] 16DDR_B_CAS# 16

DDR_A_BS[0..2] 15

DDR_A_DQS[0..7] 15

DDR_A_DM[0..7] 15

DDR_B_BS[0..2] 16

DDR_B_DQS[0..7] 16

DDR_A_D[0..63]15

DDR_A_DQS#[0..7] 15

DDR_A_MA[0..14] 15

DDR_A_RAS# 15

DDR_A_WE# 15

DDR_B_DQS#[0..7] 16

DDR_B_MA[0..14] 16

DDR_B_RAS# 16

DDR_B_WE# 16

Title


Date: Sheet of


GMCH-DDR (3/6) -3Beyonce UMA


DB5

Title


Date: Sheet of




DB5

Title


Date: Sheet of




DB5

1TP5TP5

1TP6TP6

SA_DQ1AW44

SA_DQ7AW47

SA_DQ4AR41

SA_DQ0AR43

SA_DQ5AR45SA_DQ6AT42

SA_DQS0 AT46

SA_DQS#0 AT47

SA_DQ3AY46

SA_DQS#4 BA16SA_DQS#3 BA37

SA_DQ2BA45

SA_DQS4 BB16

SA_DQS6 BB2

SA_DQS2 BB43

SA_DQS#6 BC1

SA_DQS3 BC37

SA_DQS#2 BC41SA_DQS#1 BD47

SA_DQS#5 BH7

SA_DQS1 BE48

SA_DQ9BF48

SA_DQS#7 AP2

SA_DQS7 AP3

SA_DQ8BB45

SA_DQ10BG47SA_DQ11BJ45SA_DQ12BB47SA_DQ13BG50SA_DQ14BH49

SA_DQS5 BH6

SA_DQ16AW43SA_DQ15BE45

SA_BS0 BB19SA_BS1 BK19SA_BS2 BF29

SA_CAS# BL17

SA_DM4 AW13SA_DM3 AW38

SA_DM0 AT45

SA_DM6 AY5

SA_DM2 BD42SA_DM1 BD44

SA_DM5 BG8

SA_DM7 AN6

SA_DQ17BE44SA_DQ18BG42SA_DQ19BE40SA_DQ20BF44SA_DQ21BH45SA_DQ22BG40SA_DQ23BF40SA_DQ24AR40SA_DQ25AW40SA_DQ26AT39SA_DQ27AW36SA_DQ28AW41SA_DQ29AY41SA_DQ30AV38SA_DQ31AT38SA_DQ32AV13SA_DQ33AT13SA_DQ34AW11SA_DQ35AV11SA_DQ36AU15SA_DQ37AT11SA_DQ38BA13SA_DQ39BA11SA_DQ40BE10SA_DQ41BD10SA_DQ42BD8SA_DQ43AY9SA_DQ44BG10SA_DQ45AW9SA_DQ46BD7SA_DQ47BB9SA_DQ48BB5SA_DQ49AY7SA_DQ50AT5SA_DQ51AT7SA_DQ52AY6SA_DQ53BB7SA_DQ54AR5SA_DQ55AR8SA_DQ56AR9SA_DQ57AN3SA_DQ58AM8SA_DQ59AN10SA_DQ60AT9SA_DQ61AN9SA_DQ62AM9SA_DQ63AN11

SA_MA3 BH28

SA_MA13 BJ16

SA_MA0 BJ19

SA_MA7 BJ25SA_MA6 BJ27

SA_MA12 BG30

SA_MA2 BK27

SA_MA5 BK28SA_MA4 BL24

SA_MA8 BL28SA_MA9 BA28

SA_MA10 BC19

SA_MA1 BD20

SA_MA11 BE28

SA_RAS# BE18SA_RCVEN# AY20

SA_WE# BA19

SA_MA14 BJ29

DDR SYSTEM MEMORRY A

4 OF 10U56D


DDR SYSTEM MEMORRY A

4 OF 10U56D


SB_DQ2AW50SB_DQ3AW51

SB_DQ1AR51SB_DQ0AP49

SB_DQ20BK47SB_DQ21BK49

SB_DQ19BL43

SB_DQ4AN51SB_DQ5AN50SB_DQ6AV50SB_DQ7AV49SB_DQ8BA50SB_DQ9BB50SB_DQ10BA49SB_DQ11BE50SB_DQ12BA51SB_DQ13AY49SB_DQ14BF50SB_DQ15BF49SB_DQ16BJ50SB_DQ17BJ44SB_DQ18BJ43

SB_DQ22BK43SB_DQ23BK42SB_DQ24BJ41SB_DQ25BL41SB_DQ26BJ37SB_DQ27BJ36SB_DQ28BK41SB_DQ29BJ40SB_DQ30BL35SB_DQ31BK37SB_DQ32BK13SB_DQ33BE11SB_DQ34BK11SB_DQ35BC11SB_DQ36BC13SB_DQ37BE12SB_DQ38BC12SB_DQ39BG12SB_DQ40BJ10SB_DQ41BL9SB_DQ42BK5SB_DQ43BL5SB_DQ44BK9SB_DQ45BK10SB_DQ46BJ8SB_DQ47BJ6SB_DQ48BF4SB_DQ49BH5SB_DQ50BG1SB_DQ51BC2SB_DQ52BK3SB_DQ53BE4SB_DQ54BD3SB_DQ55BJ2SB_DQ56BA3SB_DQ57BB3SB_DQ58AR1SB_DQ59AT3SB_DQ60AY2SB_DQ61AY3SB_DQ62AU2SB_DQ63AT2

SB_BS0 AY17SB_BS1 BG18SB_BS2 BG36

SB_CAS# BE17

SB_DM7 AW2

SB_DM0 AR50SB_DM1 BD49

SB_DM4 BH12

SB_DM6 BF3SB_DM5 BJ7

SB_DM2 BK45SB_DM3 BL39

SB_DQS0 AT50SB_DQS1 BD50SB_DQS2 BK46SB_DQS3 BK39SB_DQS4 BJ12SB_DQS5 BL7SB_DQS6 BE2SB_DQS7 AV2

SB_DQS#0 AU50SB_DQS#1 BC50SB_DQS#2 BL45SB_DQS#3 BK38SB_DQS#4 BK12SB_DQS#5 BK7SB_DQS#6 BF2SB_DQS#7 AV3

SB_MA11 BE37

SB_MA4 BF25

SB_MA13 BG13

SB_MA10 BG17

SB_MA2 BG25SB_MA1 BG28

SB_MA3 AW17

SB_MA8 AY28

SB_MA6 BA29

SB_MA12 BA39

SB_MA0 BC18

SB_MA7 BC28

SB_MA9 BD37

SB_MA5 BE25

SB_RAS# AV16SB_RCVEN# AY18

SB_WE# BC17

SB_MA14 BE24

DDR SYSTEM MEMORY B

5 OF 10U56E


DDR SYSTEM MEMORY B

5 OF 10U56E


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

+VCC_MCH_L

VCCSM_LF6VCCSM_LF7

VCCSM_LF1VCCSM_LF2VCCSM_LF3VCCSM_LF4VCCSM_LF5

NCTFA3

NCTFBL51NCTFA51

NCTFB2NCTFC1NCTFBL1

+3.3V_RUN

+1.05V_VCCP

+1.05V_VCCP

+1.05V_VCCP

+1.05V_VCCP

+1.8V_SUS

+1.05V_VCCP

+1.05V_VCCP

Title


Date: Sheet of


GMCH-POWER (4/6) -3Beyonce UMA


DB5

Title


Date: Sheet of




DB5

Title


Date: Sheet of




DB5

Place CAP whereLVDS and DDR2 taps

FOR VCC CORE AND VCC NCTF

Coupling CAP

370 milsfrom theEdge

FOR VCC SM

Place on the Edge

Place on the Edge

FOR VCC AXM NCTF AND VCC AXM

Coupling CAPInside MCH cavity

Latout notice370 mils from edge

Latout noticeInside GMCH cavity for VCC_AXG

AVCCA_SM_NCTF

+1.25V_RUN

+1.05V_VCCP

0.015AVCCA_SM_CK

+1.25V_RUN

VCCD_HPLL 0.25A

+1.25V_RUN

0.2AVCCA_AXD

AVCCA_AXD_NCTF

(Non-AMT)

+1.25V_RUN VCCA_PEG_PLL/VCCD_PEG_PLL

0.1A

(667MHz)

+1.05V_VCCP

0.35AVCCA_AXF+1.25V_RUN

(667MHz)

+1.8V_SUS

+1.8V_SUS 0.2A

Signal Group Supply Icc-max

+1.05V_VCCP VCC 7.7A

VCC_NCTF A

VTT 0.85A

VCC_PEG 1.2A

VCC_RXR_DMI 0.25A

VCC_ATX 84.15mA

VCC_SM 2.4A

VCC_SM_CK

VCCA_HPLL 0.05A

VCCA_MPLL 0.15A

+1.05V_VCCP

+1.25V_RUN

0.1AVCCA_DMI+1.25V_RUN

+1.05V_VCCP

+1.25V_RUN

0.06AVCCD_TVDAC+1.5V_RUN

+1.25V_RUN

0.005AVCCA_PEG_BG+3.3V_RUN

+1.25V_RUN

0.735AVCCA_SM

0.1AVCC_HV+3.3V_RUN

+1.25V_RUN

+1.05V_VCCP

-1:70427

-1:70505

-1:70505

-1:70507

-1:70507

12

C647

SC

22U6D

3V5M

X-2G

PC

647S

C22U

6D3V

5MX

-2GP

12

TC3ST330U2D5VDM-9GPTC3ST330U2D5VDM-9GP

12

C64

2

SC

D1U

10V2K

X-4G

P

C64

2

SC

D1U

10V2K

X-4G

P

12

C182

SC

D22U

10V2K

X-1G

PC

182S

CD

22U10V

2KX

-1GP

12

C94

SC

D1U

10V2K

X-4G

PC

94S

CD

1U10V

2KX

-4GP

12

C106

SC

10U6D

3V5M

X-3G

PC

106S

C10U

6D3V

5MX

-3GP

12

C10

00S

CD

1U10

V2K

X-4

GP

C10

00S

CD

1U10

V2K

X-4

GP

12

C55

Do N

ot Stuff

CD

C55

Do N

ot Stuff

CD

12 TC

104

ST2

20U

2D5V

BM

-2G

PTC

104

ST2

20U

2D5V

BM

-2G

P

12

C13

2

SC

D1U

10V2K

X-4G

P

C13

2

SC

D1U

10V2K

X-4G

P

12 TC

105

ST2

20U

2D5V

BM

-2G

PTC

105

ST2

20U

2D5V

BM

-2G

P

TP539 Do Not StuffTP539 Do Not Stuff

12

C218

SC

D1U

10V2K

X-4G

PC

218S

CD

1U10V

2KX

-4GP

12

C10

8S

C1U

6D3V

2KX

-GP

C10

8S

C1U

6D3V

2KX

-GP

2

1

C10

03S

CD

47U

6D3V

2KX

-GP

2

1

C10

03S

CD

47U

6D3V

2KX

-GP

12

C11

0S

CD

1U10

V2K

X-4

GP

C11

0S

CD

1U10

V2K

X-4

GP


12

C93

SC

D22

U10

V2K

X-1

GP

C93

SC

D22

U10

V2K

X-1

GP

12

C235

SC

D22U

10V2K

X-1G

PC

235S

CD

22U10V

2KX

-1GP

12

C117

SC

10U6D

3V5M

X-3G

PC

117S

C10U

6D3V

5MX

-3GP

12

C10

08D

o N

ot S

tuff

DY C10

08D

o N

ot S

tuff

DY1

2

C11

5S

C1U

6D3V

2KX

-GP

C11

5S

C1U

6D3V

2KX

-GP

2

1

C88

SC

D47

U6D

3V2K

X-G

P

2

1

C88

SC

D47

U6D

3V2K

X-G

P

12 TC

102

ST2

20U

2D5V

BM

-2G

PTC

102

ST2

20U

2D5V

BM

-2G

P


VCC_NCTFAK33VCC_NCTFAK35VCC_NCTFAK36VCC_NCTFAK37

VCC_NCTFAL33VCC_NCTFAL35

VCC_NCTFAJ33VCC_NCTFAJ35

VCC_NCTFAJ36VCC_NCTFAM35

VCC_NCTFT30VCC_NCTFT34VCC_NCTFT35VCC_NCTFU29

VCC_NCTFAP35VCC_NCTFAP36VCC_NCTFAR35VCC_NCTFAR36VCC_NCTFY32VCC_NCTFY33VCC_NCTFY35VCC_NCTFY36VCC_NCTFY37

VCC_NCTFAA33VCC_NCTFAA35VCC_NCTFAA36

VCC_NCTFAD33

VCC_NCTFAF36

VCC_NCTFAB33VCC_NCTFAB36VCC_NCTFAB37VCC_NCTFAC33VCC_NCTFAC35VCC_NCTFAC36VCC_NCTFAD35VCC_NCTFAD36VCC_NCTFAF33

VCC_NCTFAH33VCC_NCTFAH35VCC_NCTFAH36VCC_NCTFAH37

VCC_NCTFU31VCC_NCTFU32VCC_NCTFU33VCC_NCTFU35VCC_NCTFU36VCC_NCTFV32VCC_NCTFV33VCC_NCTFV36VCC_NCTFV37

VCC_AXM_NCTFAL24VCC_AXM_NCTFAL26VCC_AXM_NCTFAL28VCC_AXM_NCTFAM26VCC_AXM_NCTFAM28VCC_AXM_NCTFAM29VCC_AXM_NCTFAM31VCC_AXM_NCTFAM32VCC_AXM_NCTFAM33VCC_AXM_NCTFAP29VCC_AXM_NCTFAP31VCC_AXM_NCTFAP32VCC_AXM_NCTFAP33VCC_AXM_NCTFAL29VCC_AXM_NCTFAL31VCC_AXM_NCTFAL32VCC_AXM_NCTFAR31VCC_AXM_NCTFAR32VCC_AXM_NCTFAR33

VSS_NCTF T27VSS_NCTF T37VSS_NCTF U24VSS_NCTF U28VSS_NCTF V31VSS_NCTF V35VSS_NCTF AA19VSS_NCTF AB17VSS_NCTF AB35VSS_NCTF AD19VSS_NCTF AD37VSS_NCTF AF17VSS_NCTF AF35

VSS_NCTF AM17VSS_NCTF AK17

VSS_NCTF AM24VSS_NCTF AP26VSS_NCTF AP28VSS_NCTF AR15VSS_NCTF AR19VSS_NCTF AR28

VSS_SCB A3VSS_SCB B2VSS_SCB C1VSS_SCB BL1VSS_SCB BL51VSS_SCB A51

VCC_AXM AT31VCC_AXM AT33

VCC_AXM AK29

VCC_AXM AJ23VCC_AXM AJ26VCC_AXM AK23VCC_AXM AK24

7 OF 10

POWER

VCC NCTF

VSS NCTF

VSS SCB

VSS AXM

VSS AXM NCTF

U56G


7 OF 10

POWER

VCC NCTF

VSS NCTF

VSS SCB

VSS AXM

VSS AXM NCTF

U56G


2 1D5

RB751V-40-1-GP

D5

RB751V-40-1-GP

12 C

1002

SC

1U6D

3V2K

X-G

PC

1002

SC

1U6D

3V2K

X-G

P


12

C10

09S

C10

U6D

3V5M

X-3

GP

C10

09S

C10

U6D

3V5M

X-3

GP

VCCAT34VCCAT35

VCCAC31VCCAC32

VCCAF32

VCCAH28

VCCAH29VCCAH31VCCAH32

VCCAK32

VCCR30

VCCAJ28VCCAJ31

VCC_SMBE32VCC_SMBE33VCC_SMBE35

VCC_SMAU32VCC_SMAU33VCC_SMAU35VCC_SMAV33VCC_SMAW33VCC_SMAW35VCC_SMAY35VCC_SMBA32VCC_SMBA33VCC_SMBA35VCC_SMBB33VCC_SMBC32VCC_SMBC33VCC_SMBC35VCC_SMBD32VCC_SMBD35

VCC_SMBF33VCC_SMBF34VCC_SMBG32VCC_SMBG33VCC_SMBG35

VCC_SMBJ32VCC_SMBJ33VCC_SMBJ34

VCC_SMBH32VCC_SMBH34VCC_SMBH35

VCC_SMBK32VCC_SMBK33VCC_SMBK34VCC_SMBK35VCC_SMBL33VCC_SMAU30

VCC_AXGAA20VCC_AXGAA23VCC_AXGAA26VCC_AXGAA28

VCC_AXGAA31

VCC_AXGAB21VCC_AXGAB24VCC_AXGAB29VCC_AXGAC20VCC_AXGAC21VCC_AXGAC23VCC_AXGAC24VCC_AXGAC26VCC_AXGAC28VCC_AXGAC29VCC_AXGAD20VCC_AXGAD23VCC_AXGAD24VCC_AXGAD28

VCC_AXGAD31

VCC_AXGAF21VCC_AXGAF26

VCC_AXGAH20VCC_AXGAH21VCC_AXGAH23VCC_AXGAH24VCC_AXGAH26

VCC_AXGR20VCC_AXGT14VCC_AXGW13VCC_AXGW14VCC_AXGY12

VCC_AXGAJ20VCC_AXGAN14

VCC_AXG_NCTF AA16VCC_AXG_NCTF AA17VCC_AXG_NCTF AB16VCC_AXG_NCTF AB19VCC_AXG_NCTF AC16VCC_AXG_NCTF AC17VCC_AXG_NCTF AC19

VCC_SM_LF AW45VCC_SM_LF BC39VCC_SM_LF BE39VCC_SM_LF BD17VCC_SM_LF BD4VCC_SM_LF AW8VCC_SM_LF AT6

VCC_AXG_NCTF T17VCC_AXG_NCTF T18VCC_AXG_NCTF T19VCC_AXG_NCTF T21VCC_AXG_NCTF T22VCC_AXG_NCTF T23VCC_AXG_NCTF T25VCC_AXG_NCTF U15VCC_AXG_NCTF U16VCC_AXG_NCTF U17VCC_AXG_NCTF U19VCC_AXG_NCTF U20VCC_AXG_NCTF U21VCC_AXG_NCTF U23VCC_AXG_NCTF U26VCC_AXG_NCTF V16VCC_AXG_NCTF V17VCC_AXG_NCTF V19VCC_AXG_NCTF V20VCC_AXG_NCTF V21VCC_AXG_NCTF V23VCC_AXG_NCTF V24VCC_AXG_NCTF Y15VCC_AXG_NCTF Y16VCC_AXG_NCTF Y17VCC_AXG_NCTF Y19VCC_AXG_NCTF Y20VCC_AXG_NCTF Y21VCC_AXG_NCTF Y23VCC_AXG_NCTF Y24VCC_AXG_NCTF Y26VCC_AXG_NCTF Y28VCC_AXG_NCTF Y29

VCC_AXG_NCTF AD15VCC_AXG_NCTF AD16VCC_AXG_NCTF AD17VCC_AXG_NCTF AF16VCC_AXG_NCTF AF19VCC_AXG_NCTF AH15VCC_AXG_NCTF AH16VCC_AXG_NCTF AH17VCC_AXG_NCTF AH19VCC_AXG_NCTF AJ16VCC_AXG_NCTF AJ17VCC_AXG_NCTF AJ19VCC_AXG_NCTF AK16VCC_AXG_NCTF AK19VCC_AXG_NCTF AL16VCC_AXG_NCTF AL17VCC_AXG_NCTF AL19VCC_AXG_NCTF AL20VCC_AXG_NCTF AL21VCC_AXG_NCTF AL23VCC_AXG_NCTF AM15VCC_AXG_NCTF AM16VCC_AXG_NCTF AM19VCC_AXG_NCTF AM20VCC_AXG_NCTF AM21VCC_AXG_NCTF AM23VCC_AXG_NCTF AP15VCC_AXG_NCTF AP16VCC_AXG_NCTF AP17VCC_AXG_NCTF AP19VCC_AXG_NCTF AP20VCC_AXG_NCTF AP21VCC_AXG_NCTF AP23VCC_AXG_NCTF AP24VCC_AXG_NCTF AR20VCC_AXG_NCTF AR21VCC_AXG_NCTF AR23VCC_AXG_NCTF AR24

VCC_AXG_NCTF V26VCC_AXG_NCTF V28VCC_AXG_NCTF V29VCC_AXG_NCTF Y31

VCC_AXG_NCTF AR26

6 OF 10

POWER

VCC CORE

VCC SM

VCC GFX NCTF

VCC GFX

VCC SM LF

U56F


6 OF 10

POWER

VCC CORE

VCC SM

VCC GFX NCTF

VCC GFX

VCC SM LF

U56F


1 2R44 10R2J-2-GPR44 10R2J-2-GP

12

TC1

ST220U6D3VDM-15GP

TC1

ST220U6D3VDM-15GP 12

C166

SC

D1U

10V2K

X-4G

PC

166S

CD

1U10V

2KX

-4GP


12

C92

SC

D22

U10

V2K

X-1

GP

C92

SC

D22

U10

V2K

X-1

GP

12

C119

SC

D22U

10V2K

X-1G

PC

119S

CD

22U10V

2KX

-1GP

12

C638

SC

D22U

10V2K

X-1G

PC

638S

CD

22U10V

2KX

-1GP

12

C10

01S

CD

1U10

V2K

X-4

GP

C10

01S

CD

1U10

V2K

X-4

GP


12

C10

9S

CD

1U10

V2K

X-4

GP

C10

9S

CD

1U10

V2K

X-4

GP

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

+VCCQ_TVDAC_R

+VCC_TVDACC_R

+VCCD_LVDS

+VCCA_CRTDAC_R

+VCCA_DPLLB

+VCC_TVDACB_R

+VCC_SM_CK_L

+VCC_TVDACC_R

+VCCA_DPLLA

+VCCA_PEG_PLL_L

+VCCA_MPLL_L

+VCC_TX_LVDS

+VCCA_DPLLB

+VCC_TVDACA_R

+VCCA_CRTDAC_R+VCCA_CRTDAC_R1

+VCC_TVBG_R

+TTLF1+TTLF2+TTLF3

+VCCD_TVDAC_R

+VCCA_MPLL

+VCCA_HPLL

+VCCA_PEG_PLL

+VCC_TVDACA_R

+VCCA_PEG_PLL

+VCC_TVDACB_R

+VCCD_LVDS

+VCC_TX_LVDS_R

+VCC_TVBG_R

+1.8V_SUS

+1.25V_RUN

+3.3V_RUN

+3.3V_RUN

+1.5V_RUN

+VCC_TVDAC

+VCC_PEG

+VCC_TVDAC

+1.25V_RUN

+1.25V_RUN

+3.3V_RUN

+VCC_AXD

+VCC_SM_CK

+1.25V_RUN

+1.25V_RUN

+1.25V_RUN

+1.05V_VCCP

+1.8V_SUS

+1.25V_RUN

+1.25V_RUN

+1.25V_RUN

+1.05V_VCCP

+1.25V_RUN

+3.3V_RUN

+3.3V_RUN

+VCC_RXR_DMI +1.05V_VCCP

+1.25V_RUN

+1.8V_RUN

+1.5V_RUN

+1.8V_SUS

+1.8V_RUN

+VCC_TX_LVDS

Title


Date: Sheet of


GMCH-POWER/FILTER (5/6) -3Beyonce UMA


DB5

Title


Date: Sheet of




DB5

Title


Date: Sheet of




DB5

0.25A

0.04A

0.04A

0.04A

10uH 60mA

22nF & 0.1uF forVCC_TVDACA:C_R shouldbe placed with in 250mils from Crestline.

10uH 60mA

120ohm 100MHz200mA 0.2ohm DC


0.1Caps should beplaced 200 milswith in its pins.

STUFF R86 0 ohm OR 5.6nH

Place caps close to VCC_AXD

91nH 1.5A

1uH 300mA


45mA MAX.


220ohm 100MHz 2A 0.1ohm DC

Place on the edge

91nH 1.5A

0.1Caps should beplaced 200 milswith in its pins.

0.08A

0.01A

0.15A0.515A

0.25A

0.85A

0.06A

0.1A

0.25A

0.1A

0.495A

1.2A

0.735A

0.1A

0.15A

0.005A

0.35A

0.1A

0.1A

0.035A

1uH 300mA

SC:70412

-1:70423

-1:70505

-1:70505

-1:70505

-1:70505

-1:70505

-1:70505

-1:70507

-1:70507

-1:70507

-1:70507

-1:70507

-1:70507

-1:70505

-1:70521


12 C626S

C10U

6D3V

5MX

-3GP

C626SC

10U6D

3V5M

X-3G

P

12

C123SC

1U6D

3V2K

X-G

P

C123SC

1U6D

3V2K

X-G

P

12

C632SC10U6D3V5MX-3GP



12 C572S

CD

1U10V

2KX

-4GP

C572SC

D1U

10V2K

X-4G

P

12



12

C64

4S

CD

1U10

V2K

X-4

GP

C64

4S

CD

1U10

V2K

X-4

GP

12

C604SC10U6D3V5MX-3GPC604SC10U6D3V5MX-3GP

12



12




12



12

C70

SC

1U6D

3V2K

X-G

P

C70

SC

1U6D

3V2K

X-G

P

12



1 2C1091 SC1KP50V2KX-1GPC1091 SC1KP50V2KX-1GP

1 2L42

BLM18AG121SN-1GP

L42

BLM18AG121SN-1GP

1 2L16

BLM21PG221SN1D-1GP

L16

BLM21PG221SN1D-1GP

VCC_SYNCJ32

VCCA_CRT_DACA33VCCA_CRT_DACB33

VCCA_DAC_BGA30

VSSA_DAC_BGB32

VCCA_DPLLAB49

VCCA_SMAW18

VCCA_LVDSA41

VCCA_DPLLBH49

VCCA_PEG_BGK50

VCCA_HPLLAL2

VCCA_MPLLAM2

VCCA_PEG_PLLU51

VSSA_LVDSB41

VSSA_PEG_BGK49

VCCA_SMAU19VCCA_SMAV19

VCCA_TVC_DACA28

VCCA_TVA_DACB25

VCCA_TVB_DACB27VCCA_TVC_DACB28

VCCA_SMAT17VCCA_SMAT18VCCA_SMAT19VCCA_SMAT21VCCA_SMAT22

VCCA_TVA_DACC25

VCCA_TVB_DACC27

VCCA_SM_CKBB29VCCA_SM_CKBC29

VCCA_SM_NCTFAR16VCCA_SM_NCTFAR17

VCCA_SMAU18VCCA_SMAU17

VCCD_CRTM32VCCD_TVDACL29

VCCD_QDACN28

VCCD_HPLLAN2

VCCD_PEG_PLLU48

VCCD_LVDSJ41VCCD_LVDSH42

VTT R1VTT R2VTT R3

VTT T10VTT T11VTT T13

VTT T2VTT T3VTT T5VTT T6VTT T7VTT T9

VTT U1

VTT U11VTT U12VTT U13

VTT U2VTT U3VTT U5VTT U7VTT U8VTT U9

VCC_AXD AU24VCC_AXD AU28VCC_AXD AT23

VCC_AXD AT25VCC_AXD AT29

VCC_AXD AT30

VCC_AXD_NCTF AR29

VCC_AXF A21VCC_AXF B21VCC_AXF B23

VCC_DMI AJ50

VCC_SM_CK BJ23VCC_SM_CK BJ24VCC_SM_CK BK23VCC_SM_CK BK24

VCC_TX_LVDS A43

VCC_HV C40VCC_HV B40

VCC_PEG V49VCC_PEG V50

VCC_PEG W50VCC_PEG W51

VCC_PEG AD51

VCC_RXR_DMI AH50VCC_RXR_DMI AH51

VTTLF A7

VTTLF AH1VTTLF F2

8 OF 10

LVDS

TV/CRT

VTTLF

DMI

PEG

HV

TV

A CK

A SM

SM CK

AXF

A PEG AXD

A LVDS

PLL

CRT

VTT

POWER

U56H


8 OF 10

LVDS

TV/CRT

VTTLF

DMI

PEG

HV

TV

A CK

A SM

SM CK

AXF

A PEG AXD

A LVDS

PLL

CRT

VTT

POWER

U56H


12

C16

2S

C1U

6D3V

2KX

-GP

C16

2S

C1U

6D3V

2KX

-GP

12

C565SC2D2U6D3V3MX-1-GPC565SC2D2U6D3V3MX-1-GP

2

1C158SCD47U6D3V2KX-GP2

1C158SCD47U6D3V2KX-GP

12 C293S

CD

1U10V

2KX

-4GP

C293SC

D1U

10V2K

X-4G

P

12

C52

Do N

ot Stuff

CD

C52

Do N

ot Stuff

CD

12

C61SC

10U6D

3V5M

X-3G

P

C61SC

10U6D

3V5M

X-3G

P

2

1 C666SC

D47U

6D3V

2KX

-GP

2

1 C666SC

D47U

6D3V

2KX

-GP

1 2L41

BLM18AG121SN-1GP

L41

BLM18AG121SN-1GP

12

TC11ST220U

2D5V

BM

-2GP

TC11ST220U

2D5V

BM

-2GP

12



12

C1092SC1U6D3V2KX-GPC1092SC1U6D3V2KX-GP

1 2L115

L-10UH-11-GP

L115

L-10UH-11-GP

12 C60S

C10U

6D3V

5MX

-3GP

C60SC

10U6D

3V5M

X-3G

P

12

C95

SC

D1U

10V2K

X-4G

PC

95S

CD

1U10V

2KX

-4GP

1 2L4

0R5J-5-GP

L4

0R5J-5-GP

12

C105SCD1U10V2KX-4GP

C105SCD1U10V2KX-4GP


12

C618SCD1U10V2KX-4GP

C618SCD1U10V2KX-4GP

12

C14

3S

C22

U6D

3V5M

X-2

GP

C14

3S

C22

U6D

3V5M

X-2

GP

12

TC101SC10U6D3V5MX-3GPTC101SC10U6D3V5MX-3GP

12

TC100SC10U6D3V5MX-3GP

78.10610.51L

TC100SC10U6D3V5MX-3GP

78.10610.51L

12R1093 0R0603-PADR1093 0R0603-PAD

12

C112SCD1U10V2KX-4GP

C112SCD1U10V2KX-4GP

1 2L10

IND-91NH-1-GP

L10

IND-91NH-1-GP

2

1 C686SC

D47U

6D3V

2KX

-GP

2

1 C686SC

D47U

6D3V

2KX

-GP

12

C287SC

4D7U

6D3V

3KX

-GP

C287SC

4D7U

6D3V

3KX

-GP

12

C15

4S

C1U

6D3V

2KX

-GP

C15

4S

C1U

6D3V

2KX

-GP

12

C610SCD1U10V2KX-4GP

C610SCD1U10V2KX-4GP

12

C53SC22U6D3V5MX-2GP

C53SC22U6D3V5MX-2GP


12L118

BLM18AG121SN-1GP

L118

BLM18AG121SN-1GP

12

C270SCD1U10V2KX-4GP

C270SCD1U10V2KX-4GP

12

C71

SC

1U6D

3V2K

X-G

P

C71

SC

1U6D

3V2K

X-G

P

12

C281SC

4D7U

6D3V

3KX

-GP

C281SC

4D7U

6D3V

3KX

-GP

12

R382Do N

ot Stuff

R382Do N

ot Stuff

12L111

BLM18PG181SN-3GP

L111

BLM18PG181SN-3GP

12

TC18

Do N

ot Stuff

CDTC18

Do N

ot Stuff

CD12R1091 Do Not StuffR1091 Do Not Stuff

12 C

1087

SC

D1U

10V

2KX

-4G

PC

1087

SC

D1U

10V

2KX

-4G

P

12

C13

0S

C10

U6D

3V5M

X-3

GP

C13

0S

C10

U6D

3V5M

X-3

GP

12

C116SC4D7U6D3V3KX-GPC116SC4D7U6D3V3KX-GP

12

C142

SC

10U6D

3V5M

X-3G

PC

142S

C10U

6D3V

5MX

-3GP 1 2R1126 Do Not StuffDYR1126 Do Not StuffDY

12



12



2

1 C622SC

D47U

6D3V

2KX

-GP

2

1 C622SC

D47U

6D3V

2KX

-GP

1 2L6

IND-1UH-36-GP

L6

IND-1UH-36-GP

12



12

C623SC1U6D3V2KX-GPC623SC1U6D3V2KX-GP

1 2L49

IND-91NH-1-GP

L49

IND-91NH-1-GP

12

C54Do Not StuffCD C54Do Not StuffCD

12



1 2R1121 Do Not StuffR1121 Do Not Stuff

12R1130 100R2J-2-GPR1130 100R2J-2-GP

12

R425Do N

ot Stuff

R425Do N

ot Stuff

12

TC17Do Not StuffCD TC17Do Not StuffCD

12

R47Do Not StuffCDR47Do Not StuffCD

12

C641SCD1U10V2KX-4GP

C641SCD1U10V2KX-4GP

12

TC14ST220U2D5VBM-2GPCD TC14ST220U2D5VBM-2GPCD

1 2R1125 Do Not StuffR1125 Do Not Stuff

1 2L116

L-10UH-11-GP

L116

L-10UH-11-GP

12



12

C1093SC

1KP

50V2K

X-1G

P

C1093SC

1KP

50V2K

X-1G

P

12




12

C56

9S

C4D

7U6D

3V3K

X-G

PC

569

SC

4D7U

6D3V

3KX

-GP

12 C

1086

SC

D1U

10V

2KX

-4G

PC

1086

SC

D1U

10V

2KX

-4G

P

12



5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

LCTLA_CLK

VGA_HSYNC_C

VGA_VSYNC_C

LCD_A0+

LCD_A0-

LCD_A2+

LCD_A2-

LCD_A1+

LCD_A1-

LCD_DDCDATLCD_DDCLK

NB_SDVOB_B- SDVOB_B-

NB_SDVOB_C+ SDVO

Documents

Beyonce UMA Schematics Document uFCPGA Mobile Merom …...2008-02-21 REV : -2 (DELL:A00) Beyonce UMA Schematics Document uFCPGA Mobile Merom. 5 5 4 4 3 3 2 2 1 1 D D C C B B A A Title