2
AVR E MBEDDED RISC MICROCONTROLLER C ORE AVR Core and peripherals for cell-based ASICs CELL -B ASED SOLUTIONS AVR CORE l 8-bit enhanced RISC microcontroller core. l Powerful instruction set, most instructions executed in one clock cycle. l 32x8-bit general purpose registers. l 40 MIPS at 40 MHz. l Processing speeds more than 10 times faster than CISC microcontrollers. l Low power idle and power down modes. l External and internal interrupt sources. l Harvard Architecture increases instruction throughput. l Can be combined with on-chip Flash program memory for speed, flexibility and security - guaranteed minimum of 1000 program cycles. l System-on-chip can also include serial down-loadable EEPROM with Serial Peripheral Interface (SPI). l Optimized for high-level C Language programming. l High code density. l Comprehensive software development toolset. l Wide range of compatible peripheral macrocells.

AVR EMBEDDED RISCebook.pldworld.com/_Semiconductors/Atmel/Databook CDROM...Tel : (+44)(0)(1276) 68 66 77 Fax : (+44)(0)(1276) 68 66 97 Asia Atmel Asia Ltd Room 1219 Chinachem Golden

  • Upload
    others

  • View
    1

  • Download
    0

Embed Size (px)

Citation preview

Page 1: AVR EMBEDDED RISCebook.pldworld.com/_Semiconductors/Atmel/Databook CDROM...Tel : (+44)(0)(1276) 68 66 77 Fax : (+44)(0)(1276) 68 66 97 Asia Atmel Asia Ltd Room 1219 Chinachem Golden

AVR

EMBEDDED RISC

MICROCONTROLLER CORE

AVR Core and peripherals for cell-based ASICs

CELL-BASED SOLUTIONS

AV

R C

OR

E

l 8-bit enhanced RISCmicrocontroller core.

l Powerful instruction set, mostinstructions executed in one clockcycle.

l 32x8-bit general purpose registers.l 40 MIPS at 40 MHz.l Processing speeds more than 10

times faster than CISCmicrocontrollers.

l Low power idle and power downmodes.

l External and internal interruptsources.

l Harvard Architecture increasesinstruction throughput.

l Can be combined with on-chipFlash program memory for speed,flexibility and security - guaranteedminimum of 1000 program cycles.

l System-on-chip can also includeserial down-loadable EEPROM withSerial Peripheral Interface (SPI).

l Optimized for high-level CLanguage programming.

l High code density.l Comprehensive software

development toolset.l Wide range of compatible

peripheral macrocells.

Page 2: AVR EMBEDDED RISCebook.pldworld.com/_Semiconductors/Atmel/Databook CDROM...Tel : (+44)(0)(1276) 68 66 77 Fax : (+44)(0)(1276) 68 66 97 Asia Atmel Asia Ltd Room 1219 Chinachem Golden

An embedded AVR RISC microcontroller core is the key element of an 8-bitapplication-specific system. Combining fast processing, small area and lowpower consumption, it is ideal for a wide range of cost- and power-sensitiveapplications.

EMBEDDED RISC MICROCONTROLLER CORE CHARACTERISTICS

© Copyright Atmel Corporation1997

Terms and product names maybe trademarks of others.

All figures in this brochure arefor illustrative purposes only.See Atmel Library Databooks

for definitive figures.

97/06 - 0847A

AVR for a single-chip solution

Atmel�s broad-ranging CMOStechnology capabilities enable an AVRcore to be integrated, on-chip, withany required combination of systemmemory blocks: ROM, EEPROM,Flash or RAM. This winningcombination of microcontroller-and-memory gives ease of programmingand re-programming, immediateupdates of reference data, and a highlevel of security.

Based on an enhanced RISCarchitecture, AVR combines a richinstruction set with 32 8-bit generalpurpose registers. All registers areconnected to the Arithmetic LogicUnit (ALU), allowing two registers tobe accessed by a single instruction inone clock cycle. Together with itsHarvard architecture, this results inimproved code efficiency, plus athroughput that is significantly fasterthan in conventional CISCmicrocontrollers, to provide thelatitude required to optimize powerconsumption.

The AVR instruction set isoptimized for high level C languageprogramming. This means less codeto generate, and better utilization ofthe memory capacity.

Wide range of compatibleperiperal macrocells

The AVR core can be combinedwith a wide range of on-chipperipherals. Communications sub-systems include a UART and a 3-wireserial peripheral interface (SPI) fordownloading of Flash and EEPROM.CPU operation is enhanced throughan interrupt controller, counter-timersand a watchdog timer.

Interaction with an analogenvironment is accomplished by ADCand DAC blocks, as well as analogcomparators. A range of standardinterfaces can be incorporated,including I2C, PCI, CAN and USB.

Synchronous operation of theentire system-on-chip is assured byone of Atmel�s on-chip oscillators orPLL cells, driving the clock treethrough powerful clock buffers.

Comprehensive softwaredevelopment toolset

The AVR core is delivered with acomprehensive set of developmenttools for rapid creation and updatingof applications. These include:ANSI-compliant C compilers,macroassemblers, linkers, debuggers,simulators, in-circuit emulators, andevaluation boards.

CBIC Product Group

Atmel Rousset

Zone Industrielle

13106 Rousset Cedex

France

Tel : (+33)(0)4 42 53 60 00

Fax : (+33)(0)4 42 53 60 01

Headquarters

Corporate Headquarters

2325 Orchard Parkway

San Jose, CA 95131

USA

Tel : (+1)(408) 441 0311

Fax : (+1)(408) 436 4300

Europe

Atmel U.K. Ltd

Coliseum Business Centre

Riverside Way, Camberley

Surrey GU15 3YL, England

Tel : (+44)(0)(1276) 68 66 77

Fax : (+44)(0)(1276) 68 66 97

Asia

Atmel Asia Ltd

Room 1219

Chinachem Golden Plaza

77 Mody Road

Tsimshatsui East, Kowloon

Hong Kong

Tel : (+852) 272 19 778

Fax : (+852) 272 21 369

Japan

Atmel Japan KK

1-24-8 Shinkawa

Chuo-Ku

Tokyo 103, Japan

Tel : (+81) 3 3523 3551

Fax : (+81) 3 3523 7581

E-mail

[email protected]

Web Site

http://www.atmel.com

AVR Studio� development software screen