8/8/2019 Arm Intro 3 f10

1/54

INTRODUCTION TO

ARM

8/8/2019 Arm Intro 3 f10

2/54

ARM Overview

8/8/2019 Arm Intro 3 f10

3/54

Market Share

8/8/2019 Arm Intro 3 f10

4/54

Key Growth Drivers

8/8/2019 Arm Intro 3 f10

5/54

Licensing Base

8/8/2019 Arm Intro 3 f10

6/54

Applications

8/8/2019 Arm Intro 3 f10

7/54

Application

8/8/2019 Arm Intro 3 f10

8/54

Embedded Complexity

8/8/2019 Arm Intro 3 f10

9/54

The Rise of Linux-based Embedded OS

8/8/2019 Arm Intro 3 f10

10/54

The Rise of Linux-based Embedded OS

8/8/2019 Arm Intro 3 f10

11/54

ARM Community

8/8/2019 Arm Intro 3 f10

12/54

Processor across applications

8/8/2019 Arm Intro 3 f10

13/54

Major ARM SW/Prog/EM Support

8/8/2019 Arm Intro 3 f10

14/54

MDK Vs RVDS Vs DS-5

8/8/2019 Arm Intro 3 f10

15/54

Development of the ARM Architecture

8/8/2019 Arm Intro 3 f10

16/54

Evolution of ARM Processor Architecture

8/8/2019 Arm Intro 3 f10

17/54

ARM Processor Names

8/8/2019 Arm Intro 3 f10

18/54

ARM Processor Names (2)

8/8/2019 Arm Intro 3 f10

19/54

ARM Core Family

8/8/2019 Arm Intro 3 f10

20/54

Product Code Demystified

T: Thumb

D: On-chip debug support

M: Enhanced multiplier

I: Embedded ICE hardware

T2: Thumb-2

S: Synthesizable code

E: Enhanced DSP instruction set

J: JAVA support, Jazelle

Z: Should be TrustZone

F: Floating point unit

H: Handshake, clockless design for synchronous orasynchronous design

8/8/2019 Arm Intro 3 f10

21/54

ARM7

ARM has continued to develop new processors and systemblocks. These include the popular ARM7TDMI processor and,, the ARM1176TZ(F)-S processor, which is used in high-endapplications such as smart phones.

ARM7TDMI processor is based on the ARMv4T architecture(the Tis forThumbinstruction mode support).

The ARMv5E architecture was introduced with the ARM9Eprocessor families (ARM926E-S and ARM946E-S) [EnhancedDigital Signal Processing (DSP) instructions for multimediaapplications].

ARM11 processor family (ARMv6). memory system features and Single InstructionMultiple Data (SIMD)

instructions.

ARM1136J(F)-S, the ARM1156T2(F)-S, and the ARM1176JZ(F)-S.

optimized Thumb-2 instruction set

8/8/2019 Arm Intro 3 f10

22/54

ARM Architecture profiles

The architecture design is divided into three profiles: TheA profile is designed for high-performance open application

platforms.

The R profile is designed for high-end embedded systems in which

real-time performance is needed. The M profile is designed for deeply embedded microcontroller-

type systems.

8/8/2019 Arm Intro 3 f10

23/54

ARM Architecture profiles A Profile (ARMv7-A):

Application processors which are designed to handle complex applicationssuch as high-end embedded operating systems (OSs) (e.g., Symbian, Linux,and Windows Embedded).

These processors requiring the highest processing power, virtual memorysystem support with memory management units (MMUs), and, optionally,enhanced Java support and a secure program execution environment.

Example products include high-end mobile phones and electronic wallets forfinancial transactions.

R Profile (ARMv7-R): Real-time, high-performance processors targeted primarily at the higher end of

the real-time1 marketthose applications, such as high-end breaking systemsand hard drive controllers, in which high processing power and high reliability

are essential and for which low latency is important. M Profile (ARMv7-M):

Processors targeting low-cost applications in which processing efficiency isimportant and cost, power consumption, low interrupt latency, and ease of useare critical, as well as industrial control applications, including real-time controlsystems.

8/8/2019 Arm Intro 3 f10

24/54

ARM Architecture profiles

8/8/2019 Arm Intro 3 f10

25/54

ARMv7Architecture

Cortex-M3 processor, one Cortex product of the familiesthat use the ARMv7 architecture.

Other Cortex family processors include:

the Cortex-A8 (application processor), which is based on the

ARMv7-A profile, and

the Cortex-R4 (real-time processor), which is based on the ARMv7-R profile.

All ARM architecture contains the following key areas:

Programmers model Instruction set

Memory model

Debug architecture

8/8/2019 Arm Intro 3 f10

26/54

ARM Cortex-M3 The ARM Cortex-M3 processor

First of the Cortex generation of processors (32 bit) Released in 2006, excellent performance at low gate count features of high-end processors.

Suitable for 32-bit embedded processor market: Greater performance efficiency: allowing more work to be done without increasing

the frequency or power requirements Low power consumption: enabling longer battery life, especially critical in portable

products including wireless networking applications Enhanced determinism: guaranteeing that critical tasks and interrupts are serviced

as quickly as possible and in a known number of cycles Improved code density: ensuring that code fits in even the smallest memory

footprints Ease of use: providing easier programmability and debugging for the growingnumber of 8-bit and 16-bit users migrating to 32 bits

Lower cost solutions: reducing 32-bit-based system costs close to those of legacy 8-bit and 16-bit devices and enabling low-end, 32-bit microcontrollers to be priced atless than US$1 for the first time

Wide choice of development tools: from low-cost or free compilers to full-featureddevelopment suites from many development tool vendors

8/8/2019 Arm Intro 3 f10

27/54

Programmers Model

Data Sizes and Instruction Sets

When used in relation to the ARM: Halfword means 16 bits (two bytes)

Word means 32 bits (four bytes)

Doubleword means 64 bits (eight bytes) Most ARMs implement two instruction sets

32-bit ARM Instruction Set

16-bit Thumb Instruction Set

Latest ARM cores introduce a new instruction setThumb-2 Provides a mixture of 32-bit and 16-bit instructions

Maintains code density with increased flexibility

Jazelle-DBX cores can also execute Java bytecode

8/8/2019 Arm Intro 3 f10

28/54

The Thumb-2 Technology and ISA

The Thumb-2 technology extended the Thumb InstructionSet Architecture (ISA)

highly efficient and powerful instruction set

ease of use, code size, and performance

extended instruction set in Thumb-2 is a superset of theprevious 16-bit Thumb instruction set

additional 16-bit instructions alongside 32-bit instructions Less switching between ARM state and Thumb state.

PS: Cortex-M3 supports only the Thumb-2 (and traditionalThumb) instruction set. uses the Thumb-2 instruction set for all operations.

Cortex-M3 processor is not backward compatible with traditionalprocessors

8/8/2019 Arm Intro 3 f10

29/54

Processor Modes

8/8/2019 Arm Intro 3 f10

30/54

The ARM Register Set

8/8/2019 Arm Intro 3 f10

31/54

8/8/2019 Arm Intro 3 f10

32/54

Data alignment

8/8/2019 Arm Intro 3 f10

33/54

Exception Handling

8/8/2019 Arm Intro 3 f10

34/54

ARM Instruction Set

8/8/2019 Arm Intro 3 f10

35/54

Thumb/2 Instruction Set

8/8/2019 Arm Intro 3 f10

36/54

Thumb-2 Instruction Set

8/8/2019 Arm Intro 3 f10

37/54

8/8/2019 Arm Intro 3 f10

38/54

ARM 7 Architecture v4T 3-stage pipeline Single interface to memory

8/8/2019 Arm Intro 3 f10

39/54

ARM 9

8/8/2019 Arm Intro 3 f10

40/54

ARM 9

Flexible Cache Design

Flexible TCM Design

DSP Enhancements

ARM926EJ-S Architecture v5TE 5-stage pipeline Single-cycle 32x16 multiplier Caches and TCMs

Memory management unit (MMU) 2 AHB memory interfaces Jazelle technology

8/8/2019 Arm Intro 3 f10

41/54

ARM 11

8/8/2019 Arm Intro 3 f10

42/54

ARM 11

ARM1176JZ(F)-S ProcessorCore TrustZone 8-stage pipeline

Branch prediction Four AXI memory ports IEM (Intelligent EnergyManagement) Integrated VFP coprocessor

8/8/2019 Arm Intro 3 f10

43/54

ARM Cortex-M

8/8/2019 Arm Intro 3 f10

44/54

ARM Cortex-M1

8/8/2019 Arm Intro 3 f10

45/54

ARM Cortex-M3

8/8/2019 Arm Intro 3 f10

46/54

ARM Cortex-M0

8/8/2019 Arm Intro 3 f10

47/54

ARM Cortex-M4

8/8/2019 Arm Intro 3 f10

48/54

ARM Cortex-A8

8/8/2019 Arm Intro 3 f10

49/54

ARM Cortex-A8

8/8/2019 Arm Intro 3 f10

50/54

ARM Cortex-A8

8/8/2019 Arm Intro 3 f10

51/54

ARM Cortex-A8

8/8/2019 Arm Intro 3 f10

52/54

8/8/2019 Arm Intro 3 f10

53/54

ARM Cortex-R4

8/8/2019 Arm Intro 3 f10

54/54

SUMMARY