Embed Size (px)
DESCRIPTION
ALU For RISC. By: Ricardo Maurosa Wilfredo Soto Félix Rivera. Electrical/Computer Engineering December 15th, 2004. Outline. Description – What is an ALU? – Operations ALU for RISC – Design – Functionality & Timing Diagrams Conclusions References. Description. What is an ALU? - PowerPoint PPT Presentation
Citation preview
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
ALU For RISC
By:
Ricardo Maurosa
Wilfredo Soto
Félix RiveraElectrical/Computer EngineeringDecember 15th, 2004
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
Outline
Description – What is an ALU? – OperationsALU for RISC – Design – Functionality & Timing DiagramsConclusionsReferences
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
Description
What is an ALU?ALU
– Arithmetic Logic Unit– Devices connected in series
– AND, OR, NAND, NOT
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
Description
Operations– Arithmetic – ADD, ADC, SUB, NEG,
INC3– Logic – AND, OR, NOT, SHR,
SHRA, SHL, SHC– Others – C = B
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
ALU For RISCDesign
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
Inside the ALU
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
Ripple Full Adder
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
Arithmetic Functions
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
Logic Functions
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
A B C
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
B C
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
A B C
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
Conclusion
– Understanding the behavior and functionality of the ALU
– Components inside the ALU– Different dataflow for operations– 1, 2 or 3 Buses differences
COMMAND
PROTOCOL
OPERATIONS
INITIALIZING
References
V.P. Heuring and H.F. Jordan, “ Computer Systems Design and Architecture”, Second Edition, USA, Prentice-Hall; 2004.
“Wikipedia: The Free Enciclopedia”, URL http://en.wikipedia.org/wiki/ALU
“Logic Gates”, URL http://www.kpsec.freeuk.com/gates.htm
![RISC AND PIPELINING RISC... · 2019. 10. 31. · RISC < C CISC [both < 1 with superscalar designs] a RISC will execute more instructions for a given benchmark than a CISC [ 10..30%]](https://img.pdfslide.us/doc/110x75/60d6340f7413895eda57bb56/risc-and-pipelining-risc-2019-10-31-risc-c-cisc-both-1-with.jpg)
