5
Agilent HFBR-7XX GOL VCSEL-SMA Fibre Breakout 12-way MTP/MPO ~ 100m Cassette XILINX FPGA Agilent HFBR-7XX TLK 2501 System summary Radiation environment (10 years) 1.6 Gbit/s serial data, 8b/10b 3084 single-channel VCSELs 24krad 3.4 x 10 12 n eq 3.1 x 10 11 hadrons >20MeV 234 12-channel TXs 2.2krad 3.4 x 10 11 n eq 1.9 x 10 10 hadrons >20MeV Optical Data Transmission in LHCb

Agilent HFBR-7XX

  • Upload
    israel

  • View
    46

  • Download
    0

Embed Size (px)

DESCRIPTION

Optical Data Transmission in LHCb. Cassette. Fibre Breakout. VCSEL-SMA. GOL. XILINX FPGA. 12-way MTP/MPO ~ 100m. Agilent HFBR-7XX. Agilent HFBR-7XX. TLK 2501. Problem: VCSEL deaths (see Opto WG March 2011). As of Sept 2011, 1.8% of VCSELs died (and replaced) - PowerPoint PPT Presentation

Citation preview

Page 1: Agilent HFBR-7XX

Opto WG, TWEPP20111Ken Wyllie, CERN

Agilent HFBR-7XX

GOLVCSEL-SMA

FibreBreakout

12-way MTP/MPO~ 100m

Cassette

XILINX FPGA

Agilent HFBR-7XXTLK 2501

System summary Radiation environment (10 years)

1.6 Gbit/s serial data, 8b/10b

3084 single-channel VCSELs 24krad 3.4 x 1012 neq 3.1 x 1011 hadrons >20MeV

234 12-channel TXs 2.2krad 3.4 x 1011 neq 1.9 x 1010 hadrons >20MeV

850nm, multi-mode 50/125

Optical Data Transmission in LHCb

Page 2: Agilent HFBR-7XX

Opto WG, TWEPP20112Ken Wyllie, CERN

Problem: VCSEL deaths (see Opto WG March 2011)

As of Sept 2011, 1.8% of VCSELs died (and replaced)Silicon Tracker (IT+TT) most affected (2000 VCSELs)1 – 2 deaths per month

Page 3: Agilent HFBR-7XX

Opto WG, TWEPP20113Ken Wyllie, CERN

Decision: Death rate is ‘acceptable’ Regular repairs during technical stops – detectors are accessibleNew batch of spares purchased from vendor

: no further action planned

Page 4: Agilent HFBR-7XX

Opto WG, TWEPP20114Ken Wyllie, CERN

Upgrade plansTriggerless readout: zero-suppress on front-endUse GBT + Versatile Link: ~ 11,000 data links + TTC/Slow-control

Page 5: Agilent HFBR-7XX

Opto WG, TWEPP20115Ken Wyllie, CERN

Dual transmitter SFP+ is a big advantage

Happy to collaborate with Versatile Link project to advance this

Back-end board (TELL40): Jean-Pierre Cachemiche et al

Dense connectors on mezzanine card:

Þ24 input data links (4.8 Gbit)+ 12 x 10GB-ethernet to DAQ

Upgrade R&D