Upload
others
View
3
Download
0
Embed Size (px)
Citation preview
AD2S1200/AD2S1205 User Guide UG-365
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
Evaluation Board for the AD2S1200/AD2S1205 Resolver-to-Digital Converters
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT WARNING AND LEGAL TERMS AND CONDITIONS. Rev. D | Page 1 of 24
FEATURES Full-featured evaluation board for the AD2S1200 and
AD2S1205 On-board excitation buffer On-board power supplies Standalone capability PC control in conjunction with system demonstration
platform (EVAL-SDP-CB1Z) PC software for control and data analysis
EVALUATION BOARD DESCRIPTION The EVAL-AD2S1200/05SDZ is a full-featured evaluation board designed to allow the user to easily evaluate all features of the AD2S1200 and the AD2S1205 resolver-to-digital converters. To evaluate the AD2S1200, order the EVAL-AD2S1200SDZ, and to evaluate the AD2S1205, order the EVAL-AD2S1205SDZ (see Table 7). The evaluation board can be controlled via the SDP connector (J2). The SDP board allows the evaluation board to be controlled through the USB port of a PC using the EVAL-AD2S1200/05SDZ software.
On-board components include: the AD8664 precision rail-to-rail quad op amp, the ADP1621 current mode step-up converter, the
ADM1185 4-channel voltage monitor and sequencer, the ADP3303 high accuracy 200 mA low dropout linear regulator, the ADP2301 step-down switching regulator, the ADP190 high-side power switch, the ADM811 voltage supervisory device, and the ADG3304 and ADG3308 bidirectional logic level translators.
The evaluation board features a high current driver with user configurable gain that amplifies and biases the excitation outputs, which allows the evaluation board to be connected directly to a resolver. This high current driver circuit is described in detail in Circuit Note CN-0192, available from Analog Devices, Inc.
EVAL-AD2S1200/05SDZ CONTENTS Evaluation board hardware Evaluation software CD for the AD2S1200/AD2S1205 Mains power supply adapter
ADDITIONAL EQUIPMENT NEEDED System demonstration platform (EVAL-SDP-CB1Z) when
using evaluation software Resolver or resolver simulator
FUNCTIONAL BLOCK DIAGRAM
Figure 1. EVAL-AD2S1200/05SDZ Block Diagram
LEVELSHIFTERS
AVDD, DVDD, +12V
DCJACK
ON-BOARDPOWER SUPPLIES
DVDDAVDD
+12V
EXC
EXC
Sin
SinLO
CosLO
Cos
AD2S1200/AD2S1205
SDP BOARD
CS
RD
SAMPLE
RDVEL
PARALLEL
5V
VDRIVE 3.3V
1044
2-00
1
AVDD
DATA BUSD0 TO D11
DVDD
D0 TO D11,A,B,NM, DIR,
DOS, LOT
26-WAY CONNECTOR
SAMPLE,CS, RDVEL,RD, SCLK,
SDO
8-WAY CONNECTOR
ADSP-BF527DSPLEVEL
SHIFTERS
UG-365 AD2S1200/AD2S1205 User Guide
Rev. D | Page 2 of 24
TABLE OF CONTENTS Features .............................................................................................. 1 Evaluation Board Description......................................................... 1 EVAL-AD2S1200/05SDZ Contents ................................................. 1 Additional Equipment Needed ....................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 EVAL-AD2S1200/05SDZ Quickstart Guide ................................. 3 Evaluation Board Hardware ............................................................ 4
Device Description ....................................................................... 4 Hardware Link Options ............................................................... 4 Power Supplies .............................................................................. 4 Parallel/Serial Interface ................................................................ 6 Sockets/Connectors...................................................................... 6
Test Points ......................................................................................6 Encoder ...........................................................................................6 Fault Detection ..............................................................................6 EVAL-AD2S1200/05SDZ Basic Hardware Setup ......................7
Evaluation Board Software ...............................................................8 Software Installation .....................................................................8 Launching the Software ............................................................. 10 Description of Main Software Window .................................. 12 Data Capture ............................................................................... 13 Save File ....................................................................................... 14 Flash LED .................................................................................... 12
Evaluation Board Schematics and Artwork ................................ 15 Ordering Information .................................................................... 23
REVISION HISTORY 3/12—Rev. C to Rev. D Document Title, Format, and Content Changed from EVAL-AD2S1200/AD2S1205, Rev. C, to UG-365, Rev. D ........ Universal 6/07—Rev. B to Rev. C Updated Format .................................................................. Universal Replaced Introduction ..................................................................... 1 Changes to Evaluation Board Interfacing Section ....................... 5 Changes to Bill of Materials .......................................................... 15
11/06—Rev. A to Rev. B Added EVAL-AD2S1205 ................................................... Universal 11/05—Rev. 0 to Rev. A Added Evaluation Board Schematics and Artwork ................... 10 Added Bill of Materials .................................................................. 14 5/04—Revision 0: Initial Version
AD2S1200/AD2S1205 User Guide UG-365
Rev. D | Page 3 of 24
EVAL-AD2S1200/05SDZ QUICKSTART GUIDE Follow these steps to quickly evaluate the AD2S1200 or the AD2S1205:
1. Install the EVAL-AD2S1200/05SDZ software from the enclosed CD. Ensure that the EVAL-SDP-CB1Z board is disconnected from the USB port of the PC while installing the software. The PC may need to be restarted after the installation.
2. Ensure that the default link options are configured as outlined in Table 2.
3. Connect the EVAL-SDP-CB1Z board to the EVAL-AD2S1200/05SDZ board as shown in Figure 2.
4. Screw the two boards together with the enclosed nylon screw-nut set to ensure that the boards connect firmly together.
5. Connect the power supply adapter included in the kit to Connecter J702 on the EVAL-AD2S1200/05SDZ board.
6. Connect the EVAL-SDP-CB1Z board to the PC via the USB cable. For Windows® XP, you may need to search for the EVAL-SDP-CB1Z drivers. Choose to automatically search for the drivers for the EVAL-SDP-CB1Z board if prompted by the operating system.
7. Launch the AD2S1200_05 software from the Analog Devices subfolder in the Programs menu.
8. Press the RESET button, S1, on the EVAL-AD2S1200/05SDZ board.
Figure 2. Hardware Configuration—Setting Up the EVAL-AD2S1200/05SDZ
1044
2-00
2
9VDC INPUT
SDP BOARD
USBINTERFACE
POWER SUPPLIES
INDICATION LEDS
EXCITATIONBUFFER
RESOLVERINTERFACE
LEVELSHIFTERS
AD2S1200/AD2S1205
UG-365 AD2S1200/AD2S1205 User Guide
Rev. D | Page 4 of 24
EVALUATION BOARD HARDWARE DEVICE DESCRIPTION This user guide describes the evaluation board for the AD2S1200 and the AD2S1205, which are 12-bit resolution tracking resolver-to-digital converters.
The AD2S1200 and the AD2S1205 integrate an on-chip programmable sinusoidal oscillator that provides sine wave excitation for resolvers.
The 12-bit angular position and velocity data is accessed via either a 12-bit parallel port or a 3-wire serial interface. On-chip incremental encoder emulation with direction output is also available for positional data.
On-chip fault detection detects loss of resolver signals, out of range input signals, input signal mismatch, and loss of position tracking.
Complete specifications for the AD2S1200 and the AD2S1205 are provided in the AD2S1200 and the AD2S1205 data sheets, available from Analog Devices, which should be consulted in conjunction with this user guide when using the evaluation board. Full details on the EVAL-SDP-CB1Z are available on the Analog Devices website.
HARDWARE LINK OPTIONS The function of the link options are described in Table 2. The default setup is configured to operate the board with the mains power supply adapter and to interface to the EVAL-SDP-CB1Z board via the parallel interface.
It is also possible to operate the board in standalone mode when interfacing to a user defined system. The evaluation board can be configured to operate in standalone serial or parallel mode by setting the necessary link options. Angular positional data can also be determined by interfacing with the encoder outputs.
POWER SUPPLIES Care should be taken before applying power and signals to the evaluation board to ensure that all link positions are as per the required operating mode. See Table 2 for the complete list of link options.
This evaluation board comes with a wall-mountable switching power supply that provides a 9 V dc output. Connect the supply to a 100 V to 240 V ac wall outlet at 50 Hz to 60 Hz. The output from the supply is provided through a 2.0 mm inner diameter jack that connects to the evaluation board at J702. The 9 V supply is connected to the various on-board power manage-ment devices that supply the correct bias to each of the various sections on the board and the EVAL-SDP-CB1Z board.
When using this evaluation board with the EVAL-SDP-CB1Z board, it is necessary to power the board through the J702 connector. The VCCY for the ADG3304 and ADG3308 level translator devices are sourced from the EVAL-SDP-CB1Z board.
In standalone configuration, it is possible to power the evaluation board through external power supplies via the relevant screw terminal connectors.
If the evaluation board is used without the 9 V adapter, 5 V must be connected to the AVDD input to supply the AD2S1200/ AD2S1205 AVDD pin. In addition, 5 V must be connected to the DVDD input to supply the AD2S1200/AD2S1205 DVDD pin. 12 V must be connected to the +12 V connector to supply the excitation buffer circuitry.
Each supply is decoupled on this board using 10 µF tantalum and 10 nF multilayer ceramic capacitors.
Extensive ground planes are used on this board to minimize the effect of high frequency noise interference. There are two main ground planes, AGND and DGND. These are connected at one location close to the AD2S1200/AD2S1205.
Table 1. External Power Supply Required Power Supply
Voltage Range Purpose
VIN 9 V ± 5% Supplies power to on-board power management devices
AVDD 5 V ± 5% RDC analog supply rail DVDD 5 V ± 5% RDC digital supply rail 12 V 9 V to 15 V Excitation buffer supply
AD2S1200/AD2S1205 User Guide UG-365
Rev. D | Page 5 of 24
Table 2. Link Options
Category Link Default Position Function
Interface LK1 B This link selects the source of the CS input signal for the AD2S1200/AD2S1205.
In Position A, the CS signal is taken from the externally applied signal via the J4 connector.
In Position B, the CS signal is taken from the SDP board via the 120-way connector.
LK2 B This link selects the source of the SAMPLE input signal for the AD2S1200/AD2S1205.
In Position A, the SAMPLE signal is taken from the externally applied signal via the J4 connector.
In Position B, the SAMPLE signal is taken from the SDP board via the 120-way connector.
LK3 B This link selects the source of the RDVEL input signal for the AD2S1200/AD2S1205.
In Position A, the RDVEL signal is taken from the externally applied signal via the J4 connector.
In Position B, the RDVEL signal is taken from the SDP board via the 120-way connector.
In Position C, the RDVEL signal is tied to DVDD.
In Position D, the RDVEL signal is tied to DGND.
LK4 B This link selects the source of the RD input signal for the AD2S1200/AD2S1205.
In Position A, the RD signal is taken from the externally applied signal via the J4 connector.
In Position B, the RD signal is taken from the SDP board via the 120-way connector.
LK6 A This link selects the source of the SOE input signal for the AD2S1200/AD2S1205.
In Position A, the SOE signal is tied to DVDD (parallel mode).
In Position B, the SOE signal is tied to DGND (serial mode).
Frequency Selection
LK5 Not inserted (10 kHz)
This link selects the frequency of the sinusoidal excitation signals, the EXC and EXC pins of AD2S1200/AD2S1205. The frequency of this reference signal is programmable to four standard frequencies (10 kHz, 12 kHz, 15 kHz, or 20 kHz) using the FS1 and FS2 pins. FS1 and FS2 have internal pull-ups.
In Position A, the FS2 signal is tied to AGND. In Position B, the FS1 signal is tied to AGND.
Buffer Gain LK7, LK8
C These links select the gain of the EXC and EXC amplifier circuits.
In Position A, the gain can be set by the user. Gain = R/10 kΩ, where R = R31 = R9. In Position B, a gain of 1.54 is applied. In Position C, a gain of 0.866 is applied.
Power Supplies
LK501 A This link is used to select the source of the +12 V supply for the EVAL-AD2S1200/05SDZ. In Position A, the +12 V supply is sourced internally from the on-board power supplies. In Position B, the +12 V supply is sourced externally via the J500 connector.
LK701 A This link is used to select the source of the AVDD supply for the EVAL-AD2S1200/05SDZ. In Position A, the AVDD supply is sourced internally from the on-board power supplies.
In Position B, the AVDD supply is sourced externally via the J703 connector. LK702 A This link is used to select the source of the DVDD supply for the EVAL-AD2S1200/05SDZ.
In Position A, the DVDD supply is sourced internally from the on-board power supplies. In Position B, the DVDD supply is sourced externally via the J701 connector.
UG-365 AD2S1200/AD2S1205 User Guide
Rev. D | Page 6 of 24
PARALLEL/SERIAL INTERFACE In the default configuration, information is transferred to the EVAL-SDP-CB1Z via the parallel interface.
SOCKETS/CONNECTORS There is one SMB input socket, J1, on this evaluation board. This socket allows external clock frequencies to be applied to the EVAL-AD2S1200/05SDZ board. The on-board 8.192 MHz crystal should be removed if an external clock is used.
There are nine connectors on the EVAL-AD2S1200/05SDZ board, as outlined in Table 3.
Table 3. On-Board Connectors Connector Function J2 120-way connector for EVAL-SDP-CB1Z interface J3 External 26-way connector for parallel operation J4 External 8-way connector for serial operation J5 Connector for SIN, SINLo, COS, and COSLo inputs J6 Connector for EXC and EXC outputs
J500 External 12 V and AGND power connector J701 External DVDD and DGND power connector J702 9 V, 2.0 mm dc jack connector J703 External AVDD and AGND power connector
The default interface to this evaluation board is via the 120-way connector, which connects the EVAL-AD2S1200/05SDZ to the EVAL-SDP-CB1Z board.
Additional options for interfacing with the evaluation board are via J3, a 26-way connector, or via J4, an 8-way connector. These connectors are provided to allow the evaluation board to be interfaced with systems other than the Analog Devices EVAL-SDP-CB1Z board. The 26-way connector, J3, is provided for use in parallel mode. The 8-way connector, J4, is provided for use in serial mode. The pin designations for both connectors are shown in Table 4 and Table 5, respectively.
TEST POINTS There are numerous test points on the EVAL-AD2S1200/05SDZ board. These test points enable the user to have easy access to the signals from the evaluation board, the external sensor, and the controller board for probing, evaluation, and debugging.
Table 4. Pin Designations for 26-Way Connector J3 Pin No. Row A Row B 1 DB0 DB1 2 DB2 DB3 3 DB4 DB5 4 DB6 DB7 5 DB8 DB9 6 DB10 DB11 7 RST DGND 8 DIR NM 9 B A 10 DGND DGND 11 LOT DOS 12 DGND DGND 13 DVDD DVDD
Table 5. Pin Designations for 8-Way Connector J4 Pin No. Row A Row B 1 RD CS
2 SAMPLE RDVEL
3 SCLK SO 4 DGND DVDD
ENCODER The AD2S1200 and AD2S1205 emulate a 1024-line encoder and a DIR direction output pin. These outputs allow the angular position to be determined without the need for parallel or serial communication interfaces. For ease of analysis, these outputs are wired to on-board LEDs on the EVAL-AD2S1200/05SDZ board. The status of these outputs can also be monitored via the J3 connector. See Table 4 for the connector pinout.
FAULT DETECTION The AD2S1200 and AD2S1205 devices contain on-chip fault detection. The fault status is flagged via the LOT and DOS output pins. For ease of analysis, these outputs are wired to on-board LEDs on the EVAL-AD2S1200/05SDZ board. The status of these outputs can also be monitored via the J3 connector. See Table 4 for the connector pinout.
AD2S1200/AD2S1205 User Guide UG-365
Rev. D | Page 7 of 24
EVAL-AD2S1200/05SDZ BASIC HARDWARE SETUP The EVAL-AD2S1200/05SDZ board connects to the EVAL-SDP-CB1Z system demonstration platform board. The EVAL-SDP-CB1Z board is the controller board, which is the communication link between the PC and the main evaluation board. Figure 2 shows a photograph of the connections made between the EVAL-AD2S1200/05SDZ daughter board and the EVAL-SDP-CB1Z board.
A resolver or resolver simulator should be connected to the EVAL-AD2S1200/05SDZ board as outlined in Table 6. The primary windings, R1 and R2, are connected to the buffered excitation ouputs from the evaluation board. The resolver stator outputs should be connected to the corresponding EVAL-AD2S1200/05SDZ board inputs.
Table 6. Typical Resolver Connection EVAL-AD2S1200/05SDZ
Resolver Name Pin Connector R1 EXE 2 J6 R2 EXE 1
S1 SIN 4 J5 S2 COS 1 S3 SINLO 3 S4 COSLO 2
The gain stage for the excitation buffer can be controlled via Link LK7 and Link LK8. These should be configured to provide the necessary gain to allow the resolver inputs to lie within the required specification. See Table 2 for the link options.
Before connecting power, connect the EVAL-AD2S1200/05SDZ board to Connector A on the EVAL-SDP-CB1Z board. Nylon screws are included in the EVAL-AD2S1200/05SDZ kit and can be used to ensure that the EVAL-AD2S1200/05SDZ and EVAL-SDP-CB1Z boards are connected firmly together.
After the EVAL-AD2S1200/05SDZ board and the EVAL-SDP-CB1Z board are connected securely, connect the power to the EVAL-AD2S1200/05SDZ board. The EVAL-AD2S1200/05SDZ board requires an external power supply adapter, which is included in the evaluation board kit. Connect this power supply to Connector J702 on the EVAL-AD2S1200/05SDZ board. For further details on the required power supply connections and options, see the Power Supplies section.
Before connecting the EVAL-SDP-CB1Z board to your PC, ensure that the EVAL-AD2S1200/05SDZ software has been installed from the enclosed CD. The full software installation procedure is detailed in the Evaluation Board Software section.
Finally, connect the EVAL-SDP-CB1Z board to the PC via the USB cable enclosed in the EVAL-SDP-CB1Z kit. If using a Windows XP platform, you may need to search for the EVAL-SDP-CB1Z drivers. Choose to automatically search for the drivers for the EVAL-SDP-CB1Z board if prompted by the operating system.
UG-365 AD2S1200/AD2S1205 User Guide
Rev. D | Page 8 of 24
EVALUATION BOARD SOFTWARE SOFTWARE INSTALLATION The EVAL-AD2S1200/05SDZ kit includes software on a CD. Click the setup.exe file from the CD to run the install. The default location for the software is
C:\Program Files\Analog Devices\AD2S1200_05\
Install the evaluation software before connecting the evaluation board and EVAL-SDP-CB1Z board to the USB port of the PC to ensure that the evaluation system is correctly recognized when connected to the PC.
There are two parts to the installation:
• EVAL-AD2S1200/05SDZ board software installation • EVAL-SDP-CB1Z system demonstration platform board
drivers installation
Follow Step 1 to Step 5 (see Figure 3 to Figure 7) to install the EVAL-AD2S1200/05SDZ software. Follow Step 6 to Step 9 (see Figure 8 to Figure 11) to install the EVAL-SDP-CB1Z drivers. Proceed through all of the installation steps, allowing the software and drivers to be placed in the appropriate locations. Connect the EVAL-SDP-CB1Z board to the PC only after the software and drivers have been installed.
Figure 3. EVAL-AD2S1200/05SDZ Installation—User Account Control
1. Click Yes to begin the installation process.
Figure 4. EVAL-AD2S1200/05SDZ Installation—Destination Directory
2. Select the installation directory. Click Next.
Figure 5. EVAL-AD2S1200/05SDZ Installation—License Agreement
3. Click I accept the License Agreement, and click Next.
1044
2-00
3
1044
2-00
410
442-
005
AD2S1200/AD2S1205 User Guide UG-365
Rev. D | Page 9 of 24
Figure 6. EVAL-AD2S1200/05SDZ Installation—Start Installation
4. Click Next to install the software.
Figure 7. EVAL-AD2S1200/05SDZ Installation—Installation Complete
5. The installation of the evaluation software completes. Click Next to proceed with the installation of the drivers.
Figure 8. EVAL-SDP-CB1Z Drivers Installation—Setup Wizard
6. The setup wizard opens. Click Next to begin the driver installation process.
Figure 9. EVAL-SDP-CB1Z Drivers Installation—Choose Install Location
7. Select a destination folder for the SDP drivers, and click Install.
Figure 10. EVAL-SDP-CB1Z Drivers Installation—Windows Security
8. Click Install to proceed with the installation.
1044
2-00
610
442-
007
1044
2-00
810
442-
009
1044
2-01
0
UG-365 AD2S1200/AD2S1205 User Guide
Rev. D | Page 10 of 24
Figure 11. EVAL-SDP-CB1Z Drivers Installation—Complete
9. Click Finish.
After installation from the CD is complete, connect the EVAL-AD2S1200/05SDZ board to the EVAL-SDP-CB1Z board as described in the Evaluation Board Hardware section.
When you first plug in the EVAL-SDP-CB1Z board via the USB cable provided, allow the Found Hardware Wizard to run. After the drivers are installed, you can check that the board is connected correctly by looking at the Device Manager of the PC. The Device Manager can be found by right-clicking My Computer > Manage > Device Manager from the list of System Tools, as shown in Figure 12. The EVAL-SDP-CB1Z SDP-B board should appear under ADI Development Tools. This completes the installation.
Figure 12. Device Manager
LAUNCHING THE SOFTWARE After the EVAL-AD2S1200/05SDZ and EVAL-SDP-CB1Z boards are correctly connected to your PC, the EVAL-AD2S1200/05SDZ software can be launched.
To launch the software, perform the following steps:
1. From the Start menu, select Programs >Analog Devices > AD2S1200_05. The main window of the software then opens (see Figure 14).
2. If the EVAL-AD2S1200/05SDZ board is not connected to the USB port via the EVAL-SDP-CB1Z when the software is launched, a connectivity error displays (see Figure 13). Connect the evaluation board to the USB port of the PC, wait a few seconds, click Rescan, and follow the instructions.
Figure 13. Connectivity Error Alert
1044
2-01
110
442-
012
1044
2-01
3
AD2S1200/AD2S1205 User Guide UG-365
Rev. D | Page 11 of 24
Figure 14. Evaluation Software Main Window
1044
2-01
4
1
2
3
1. MENU BAR.2. CONTROL BUTTONS.3. DATA CAPTURE DISPLAY.
UG-365 AD2S1200/AD2S1205 User Guide
Rev. D | Page 12 of 24
DESCRIPTION OF MAIN SOFTWARE WINDOW When the software is launched, the main software window opens (see Figure 14).
The user software panel as shown in Figure 14 has the following features:
• Menu bar • Control buttons • Data capture display
Menu Bar
The menu bar consists of the File and Help menus.
File Menu
Save Data (Acquisition). Saves the position, velocity, and fault data of a defined number of samples in normal mode into a spreadsheet file.
Print Front Panel. Prints the software window displayed.
Save as Picture. Saves the front panel as a JPEG file.
Exit. Exits the program.
Help Menu
Analog.com. Opens www.analog.com.
Control Buttons
The EVAL-AD2S1200/05SDZ software includes the following control buttons, drop-down boxes, and indicators.
Single Acquisition. Initiates the sampling and readback of the defined number of resolver-to-digital converter (RDC) measurements.
STOP. Stops the program.
Reoccurring Acquisition. Repeats single acquisition until the button is released (normal mode).
Flash LED. Causes the orange LED1A on the SDP board to flash, which can be a useful debugging tool.
Number of Samples. Selects the number of samples to be completed in a single acquisition.
ON/OFF. Enables or disables the histogram option. (This button appears on the Histogram Position and Histogram Velocity tabs only.)
Data Capture Display
In the data capture display, you can select the format in which to view the position and velocity conversion results. The posi-tion data can be displayed in digital output code format or in degrees. The velocity data can be displayed in digital output code format or in rotations per second (RPS). The desired display options are selected by clicking on the Acquisition (Codes), Acquisition (Degrees/RPS), Histogram Position, and Histogram Velocity tabs.
Acquisition (Codes) Tab
The Acquisition (Codes) tab displays the conversion results taken in normal mode of the position and velocity of the resolver connected to the EVAL-AD2S1200/05SDZ board. The number of conversions results displayed is defined by the Number of Samples box. The conversion results are displayed as wave-forms in digital code on two graphs. The upper graph displays the position conversion results. The lower graph displays the velocity conversion results. The maximum, minimum, and mean values of the sample set are displayed on indicators to the right of each graph.
At the bottom right of each graph are the zoom options. These allow you to zoom in and out to obtain a closer look at a sample if required.
Acquisition (Degrees/RPS) Tab
The Acquisition (Degrees/RPS) tab displays the conversion results taken in normal mode of the position and velocity of the resolver connected to the EVAL-AD2S1200/05SDZ board. The number of conversions results displayed is defined by the Number of Samples box. The position conversion result is displayed in degrees on the upper graph. The lower graph displays the velocity conversion results in RPS. The maximum, minimum, and mean values of the sample set are displayed on indicators to the right of each graph.
At the bottom right of each graph are the zoom options. These allow you to zoom in and out to obtain a closer look at a sample if required.
Histogram Position Tab
The Histogram Position tab displays the histogram of the posi-tion conversion results taken in normal mode of the resolver connected to the EVAL-AD2S1200/05SDZ board. To enable this option, you must set the ON/OFF button to the on position. The histogram is displayed only when the output code varies for the one block of samples; that is, if the same conversion result is returned for all samples, the histogram is not displayed.
At the bottom right of each graph are the zoom options. These allow you to zoom in and out to obtain a closer look at a sample if required.
Histogram Velocity Tab
The Histogram Velocity tab displays the histogram of the velocity conversion results taken in normal mode of the resolver con-nected to the EVAL-AD2S1200/05SDZ board. To enable this option, you must set the ON/OFF button to the on position. The histogram is displayed only when the output code varies for the one block of samples; that is, if the same conversion result is returned for all samples, the histogram is not displayed.
Within any of the chart panels, the tools shown in Figure 15 allow user control of the different chart displays.
AD2S1200/AD2S1205 User Guide UG-365
Rev. D | Page 13 of 24
Figure 15. Chart Tools
DATA CAPTURE To initiate conversions and to capture the sample data, you must click the Single Acquisition or the Reoccurring Acquisition button.
When the Single Acquisition button is clicked, the software instructs the EVAL-SDP-CB1Z to read back the conversion results from the EVAL-AD2S1200/05SDZ board. The number of samples is selected via the Number of Samples box. After each conversion, data from the AD2S120x is written to external memory on the EVAL-SDP-CB1Z. The required set of samples is uploaded through the USB port to the PC when all conver-sions are completed.
When you click the Reoccurring Acquisition button, the software instructs the EVAL-SDP-CB1Z to read back the conversion results from the EVAL-AD2S1200/05SDZ board in a repeating loop. The number of samples is selected via the Number of Samples box. After each conversion, data from the AD2S120x is written to external memory on the EVAL-SDP-CB1Z. The required set of samples is uploaded through the USB port to the PC when all the conversions are completed. If the Reoccurring Acquisition button is not clicked again to release the loop, the conversion loop repeats. While the data is being uploaded to the PC, the AD2S120x device is not converting; therefore, there may be a time delay between two blocks of samples.
In single acquisition and reoccurring acquisition mode, the data is displayed on the data capture display. The data is displayed on the Acquisition (Codes), Acquisition (Degrees/RPS), Histogram Position, and Histogram Velocity tabs.
Figure 16 shows a typical data capture. Both position and velocity data results are presented in the data capture display. Additionally, the following data is displayed:
• A summary of the measured positional data • A summary of the measured velocity data
Figure 16. Acquisition (Code) Tab—Typical Data Capture
1044
2-02
8
1 2 3
1. USED FOR CONTROLLING THE CURSOR IF PRESENT.2. USED FOR ZOOMING IN AND OUT.3. USED FOR PLANNING.
1044
2-01
5
1
2
1. SUMMARY OF THE MEASURED POSITIONAL DATA.2. SUMMARY OF THE MEASURED VELOCITY DATA.
UG-365 AD2S1200/AD2S1205 User Guide
Rev. D | Page 14 of 24
SAVE FILE The software can save the current captured data for future analysis.
Go to the File menu, and click Save Data (Acquisition). The save dialog box opens. Save to an appropriate folder location.
Figure 17. Save Dialog Box
1044
2-01
6
AD2S1200/AD2S1205 User Guide UG-365
Rev. D | Page 15 of 24
EVALUATION BOARD SCHEMATICS AND ARTWORK
Figure 18. Schematic Page 1
10442-017
Not
eon
Exci
tation
Buffer
Circ
uitr
yTw
om
odes
ofop
erat
ion:
Dua
lOp-
Amp
perEx
csi
gnal
:In
sert
R49,
R50,
R51,
R52,
R70,
R72,
R77
&R7
1Si
ngle
Op-
Amp
per
Exc
sign
al:
Inse
rtR5
3,R1
9,R2
0,R5
6,R6
9,R7
3,R7
8&
R79
**.
Plac
eas
clos
eto
U1
aspo
ssib
le
**
**
**
**
Join
unde
rU1
CLKI
N
1DVD
D2
RD3
CS4
SAM
PLE
5RD
VEL
6SO
E7
DB1
1/SO
8DB1
0/SC
LK9
DB9
10DB8
11DB7
33RE
SET
32FS
2
31FS
130
LOT
29DO
S28
DIR
27NM
26B
25A
24CP
O
23DGND
34 EXC
35 EXC
36 AGND
37 SIN
38 SINLO
39 AVDD
40COSLO
41 COS
42 AGND
43 REFBYP
44 REFO
UT
22CLKI
N
21XTALOUT
20DB0
19DB1
18DB2
17DVDD
16DGND
15DB3
14DB4
13DB5
12DB6
U1
AD2S
1200
R54
10K
R55
10K
R74
22K
R75
10K
J5-1
J5-2
J5-3
J5-4
J6-1
J6-2
Y1 8.19
2MHz
C7 22pF
C8 22pF
T_CP
O
T_RE
FOUT
T_EX
C_O
UT
T_EX
C_O
UT
T_SI
N T_SI
NLO
T_CO
SLO T_CO
S
T_EX
C
T_EX
C
R76
BALK5
LINK-
2-R0
603
BALK6
LINK-
2-R0
603
C5 0.1u
F
C310
nF
+
C4 10uF
J1
3+
2-
1
U7-AAD
8664
ARZ
5+
6-
7
U7-B AD
8664
ARZ
R9
DNI
R10
15k4
R12
8K66
C112
0pF
E
B
C
Q1
E
B
C
Q2
R13
4R7
R14
4R7
R15
2K2 D1
D19
R18
2K2
A B C
LK8
R16
3R3
R44
3R3
R530r R49DNI
R50
DNI
R19
0r
R51
DNI
R20
0r
R56
0r
R52
DNI
12+
13-
14
U7-DAD
8664
ARZ
10+
9-
8
U7-C AD
8664
ARZ
R31
DNI
R39
15k4
R40
8K66
C612
0pF
E
B
C
Q13
E
B
C
Q14
R47
4R7
R48
4R7
D3
D4
R65
2K2
R66
2K2
A B C
LK7
R67
3R3
R68
3R3
R690r R70DNI
R71
DNI
R72
DNI
R73
0r
R77
DNI
R78
0r
R79
0r
4 11
U7-
E
R21
68k
R22
68k
R23
0RR2
4
0RR2
50R
R26
0R
C2 1uF
12m
R
C9 1uF
12m
R
C10
10nF
C11
10nF
+
C12
10uF
C13
10nF
+
C14
10uF
C15
10nF
+
C16
10uF
X1
CLAM
P-10
MM
C27
C33
DB1
1/SO
DB1
0/SC
LK
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DVD
D
DVD
D
ABNM
DIR
DO
S
LOT
+12
V
VREF
COS
COSLO
SINLO
SIN
COS
COSL
O
SINLO
SIN
EXC
EXC
AVDD
RESE
T
RD CS
SAM
PLE
RDVE
L
DVD
D
REFO
UT
+12
V
+12
V
VREF
EXC
+12
V
VREF
EXC
DGND
AGND
UG-365 AD2S1200/AD2S1205 User Guide
Rev. D | Page 16 of 24
Figure 19. Schematic Page 2
10442-018
3.3V
fro
mSD
Psw
itch
edby
FET
LOT
DO
S
DIR
NM
BA
Rese
t
R7 2k
2
J3-1
J3-2
J3-3
J3-4
J3-5
J3-6
J3-7
J3-8
J3-9
J3-1
0
J3-1
1
J3-1
2
J3-1
3
J3-1
4
J3-1
5J3
-16
J3-1
7J3
-18
J3-1
9
J3-2
0
J3-2
1J3
-22
J3-2
3
J3-2
4J3
-25
J3-2
6T_
DGND
T_AG
ND
S1R
17 10k
J4-1J4
-2
J4-3 J4
-4
J4-5 J4-6
J4-7
J4-8
4V
CC
3M
R1
GN
D
2R
ESET
U8
AD
M81
1
BALK4
LIN
K-2
-R06
03
1V
CCA
2A
1
3A
2
4A
3
5A
4
6N
C
7G
ND
8EN
9N
C
10Y
4
11Y
3
12Y
2
13Y
1
14V
CCY
U3
AD
G33
04
1V
CCA
2A
1
3A
2
4A
3
5A
4
6N
C
7G
ND
8EN
9N
C
10Y
4
11Y
3
12Y
2
13Y
1
14V
CCY
U11
AD
G33
04
1V
CCA
2A
1
3A
2
4A
3
5A
4
6A
5
7A
6
8A
7
9A
8
10EN
11G
ND
12Y
8
13Y
7
14Y
6
15Y
5
16Y
4
17Y
3
18Y
2
19Y
1
20V
CCY
U14
AD
G33
08
BALK2
LIN
K-2
-R06
03
BALK1
LIN
K-2
-R06
03
DCA BLK3
LIN
K-4
-R06
03
E
B
C
Q6
R1
10K
R2 2k
2
E
B
C
Q8
R3
10k
E
B
C
Q9
R4 2k
2
E
B
C
Q10
R5 2k
2
E
B
C
Q11
R6 2k
2
E
B
C
Q12
R8 2k
2
E
B
C
Q5
E
B
C
Q7
C19
0.1u
F
D7
GR
EEN
D8
GR
EEN
D9
GR
EEN
D10
GR
EEN
D11
RED
D12
RED
R45
68k
C17
0.1u
F
C18
0.1u
F
C20
0.1u
FC
21
0.1u
F
C22
0.1u
FC
23
0.1U
F
CS
AB
NM
DIR
LOT
DO
S
DG
ND
DV
DD
DG
ND
AG
ND
RD
SAM
PLE
RD
VEL
DV
DD
DV
DD
RES
ET
VD
RIV
E_3
V3
TMR
_A
PAR
_CS
PAR
_RD
PAR
_A0
DB
1
DB
2
DB
3
DB
4
DB
5
DB
6
DB
7
DB
8
DB
9
DB
10/S
CLK
DB
11/S
O
PAR
_D0
PAR
_D1
PAR
_D2
PAR
_D3
PAR
_D4
PAR
_D5
PAR
_D6
PAR
_D7
PAR
_D8
PAR
_D9
PAR
_D10
PAR
_D11
DB
0
DV
DD
DV
DD
VD
RIV
E_3
V3
VD
RIV
E_3
V3
DV
DD
DG
ND
DG
ND
DG
ND
DV
DD
DV
DD
DV
DD
DV
DD
DV
DD
DV
DD
AD2S1200/AD2S1205 User Guide UG-365
Rev. D | Page 17 of 24
Figure 20. Schematic Page 3
10442-019
Boar
dID
EEPR
OM
(24LC
32)
mus
tbe
onI2
Cbu
s0,
I2C
bus
1is
com
mon
acro
ssbo
thco
nnec
tors
onSD
P-
Pull
upre
sist
ors
requ
ired
BMO
DE1
:Pu
llup
wit
ha
10K
resi
stor
tose
tSD
Pto
boot
from
aSP
IFL
ASH
onth
eda
ught
erbo
ard
(con
nec
ted
tobl
ackf
inG
PIO
-us
eI2
C_0 f
irst)
Mai
nI2
Cbu
s(C
onnec
ted
tobl
ackf
inTW
I-
Pull
upre
sist
ors
not
requ
ired)
VIN
:U
seth
ispi
nto
pow
erth
eSD
Pre
quire
s5V
200
mA
VIO
:U
SEto
set
IOvo
ltag
em
axdr
aw20
mA
Boar
dID
EEPR
OM
(24LC
32)
mus
tbe
onI2
Cbu
s0,
I2C
bus
1is
com
mon
acro
ssbo
thco
nnec
tors
onSD
P-
Pull
upre
sist
ors
requ
ired
BMO
DE1
:Pu
llup
wit
ha
10K
resi
stor
tose
tSD
Pto
boot
from
aSP
IFL
ASH
onth
eda
ught
erbo
ard
(con
nec
ted
tobl
ackf
inG
PIO
-us
eI2
C_0 f
irst)
Mai
nI2
Cbu
s(C
onnec
ted
tobl
ackf
inTW
I-
Pull
upre
sist
ors
not
requ
ired)
Use
SDP_
GND
asre
turn
for
VSDP
CONN
ECTO
RST
AND
ARD
SDP
PARA
LLEL
PORT
SPO
RT
SPI
I2C
GEN
ERAL
INPU
T/O
UTP
UT
TIM
ERS
* * * *
*
* * * *
* * * *
*NC
onBL
ACKF
INSD
P12
0N
C
119
NC
118
GN
D
117
GN
D
116
VIO
(+3.
3V)
115
GN
D
114
PAR_
D22
113
PAR_
D20
112
PAR_
D18
111
PAR_
D16
110
PAR_
D15
109
GN
D
108
PAR_
D12
107
PAR_
D10
106
PAR_
D8
105
PAR_
D6
104
GN
D
103
PAR_
D4
102
PAR_
D2
101
PAR_
D0
100
PAR_
WR
99PA
R_IN
T
98G
ND
97PA
R_A2
96PA
R_A0
95PA
R_FS
2
94PA
R_CL
K
93G
ND
92SP
ORT
_RSC
LK
91SP
ORT
_DR0
90SP
ORT
_RFS
89SP
ORT
_TFS
88SP
ORT
_DT0
87SP
ORT
_TSC
LK
86G
ND
85SP
I_SE
L_A
84SP
I_M
OSI
83SP
I_M
ISO
82SP
I_CL
K
81G
ND
80SD
A_0
79SC
L_0
78G
PIO
1
77G
PIO
3
76G
PIO
5
75G
ND
74G
PIO
7
73TM
R_B
72TM
R_D
71N
C
70N
C
69G
ND
68N
C
67N
C
66N
C
65N
C
64N
C
63G
ND
62U
ART_
TX
61BM
OD
E160
RESE
T_IN
59U
ART_
RX58
GN
D57
NC
56EE
PRO
M_A
055
NC
54N
C53
NC
52G
ND
51N
C50
NC
49TM
R_C
48TM
R_A
47G
PIO
646
GN
D45
GPI
O4
44G
PIO
243
GPI
O0
42SC
L_1
41SD
A_1
40G
ND
39SP
I_SE
L1/S
PI_S
S38
SPI_
SEL_
C37
SPI_
SEL_
B36
GN
D35
SPO
RT_I
NT
34SP
ORT
_DT3
33SP
ORT
_DT2
32SP
ORT
_DT1
31SP
ORT
_DR1
30SP
ORT
_DR2
29SP
ORT
_DR3
28G
ND
27PA
R_FS
126
PAR_
FS3
25PA
R_A1
24PA
R_A3
23G
ND
22PA
R_CS
21PA
R_RD
20PA
R_D
119
PAR_
D3
18PA
R_D
517
GN
D16
PAR_
D7
15PA
R_D
914
PAR_
D11
13PA
R_D
1312
PAR_
D14
11G
ND
10PA
R_D
179
PAR_
D19
8PA
R_D
217
PAR_
D23
6G
ND
5U
SB_V
BUS
4G
ND
3G
ND
2N
C1
VIN
J2
R11
R28
100
K
R29
100
K1
A02
A13
A24
VSS
8VC
C7
WP
6SC
L5
SDA
U2
24LC
32A-
I/M
S
SDP_
VIO
_3.3
VSD
P_VI
O_3
.3V
PAR_
D1
PAR_
D3
PAR_
D5
PAR_
D7
PAR_
D9
PAR_
D11
PAR_
D0
PAR_
D2
PAR_
D4
PAR_
D6
PAR_
D8
PAR_
D10
TMR_
A
PAR_
CSPA
R_RD
VSD
P
SDP_
GN
D
SDP_
VIO
_3.3
V
PAR_
A0
UG-365 AD2S1200/AD2S1205 User Guide
Rev. D | Page 18 of 24
Figure 21. Schematic Page 4
10442-020
Caps
plac
edon
lyif
spec
ific
dela
ysne
eded
PWR
GD
Anal
ogpo
wer
supp
ly
AGND
Digi
talp
ower
supp
ly
DGND
Pow
ersu
pply
forS
DPbo
ard
PWR
INDV
DDGN
D
AVDD
GND
1GND
2VI
N13
VIN2
4VI
N35
VIN4
6PW
RGD
7O
UT3
8O
UT2
9O
UT1
10VD
DU7
03 ADM
1185
ARM
Z
R713
2k4
1%
LED7
01
GREE
N
R715
2k4
1%
LED7
02
GREE
N
R716
10k
5%
R717
10k
5%
R718
10k
5%
1
23
Q70
12N
7002
R719
10k
5%
R701
68k
5%
C710 DN
I
C713 DN
I
C714 DN
I
C715 DN
I
R702 18
k5% R7
0368
k
5%
R704
68k
5%R705 18
k5%
R706 18
k5%
R707
68k
5% R708 18
k5%
D701
BZT5
25.
1V
C700
1uF
5.5m
R
R709
61R9
E
B
CQ
700
MMBT
3904
LT1G
R710
470R
J703
-1
J703
-2
8IN
17
IN2
5SD
4GND
1O
UT1
2O
UT2
6ER
ROR
3NR
U704
ADP3
303-
5
C720
10nF
R712
330k
R040
25%
C722
10nF
C723
10nF
+C7
1110
uF
B ALK70
1
C721
1uF
J701
-1
J701
-2
8IN
17
IN2
5SD
4GND
1O
UT1
2O
UT2
6ER
ROR
3NR
U700
ADP3
303-
5
C701
10nF
R700
330k
R040
25%
C702
10nF
C703
10nF
+C7
0410
uF
B ALK70
2
C709
1uF
J702
-1
J702
-2
J702
-3
J702
-4
5VI
N
4EN
3FB
6SW
2GN
D
1BS
T
U70
5AD
P230
1AU
JZ
+C7
1210
uF
12
L701
6.8u
HEL
L6PG
6R8N
+C7
24
10uF
14m
R
C725
0.1u
F
D700
B230
A-13
-F30
V,2A
R714 53k6
1% R711 10k2
1%
R741 18
k5%R7
4068
k
5%
A1VI
N
B2
GND
B1EN
A2VO
UT
U741
ADP1
90AC
BZ
V_IN
AVDD_
EN
VSDP
_EN
+12
V_EN
AVDD
+12
V_50
0MA
VSDP
V_IN
V_IN
AVDD_
EN
V_IN
AVDD_
ENDV
DD
AGND
SDP_
GND
VING
ND
V_IN
V_IN
SDP_
GND
VSDP
_EN
SDP_
GND
SDP_
VIO
_3.3
V
VDRI
VE_3
V3
DGND
VSDP
AVDD
DGND
AD2S1200/AD2S1205 User Guide UG-365
Rev. D | Page 19 of 24
Figure 22. Schematic Page 5
10442-021
+12
V
AGND
Coilc
raft
ME3
220-
332M
LBAl
tern
ativ
epa
rtnu
mbe
r for
L501
1SD
SN2
GN
D3
COM
P4
FB5
FREQ
6PG
ND
7G
ATE
8PI
N
9CS
10IN
U50
1AD
P162
1
1
23
Q50
1SI
2304
DD
S-T1
-GE3
D50
1
R501
33m
R
C501
1uF
12m
RR5
0720
0R
R508
442R
C503
2u2F
14m
R
C502
1uF
12m
R
R502
953R
R503
14k3
R504
4k53
C504
120p
F
C505
2n2F
R505
75k
R506
8K45
C506 1u
F
C507
1uF
R509
0R
B A
LK50
1
J500
-1
J500
-2
L501
3.3u
HV_
IN
+12
V_EN
+12
V_50
0M
A
VDD
_SIG
NAL
_GN
DVDD
_SIG
NAL
_GN
D
VDD
_SIG
NAL
_GN
D
VDD
_SIG
NAL
_GN
DVD
D_S
IGN
AL_G
ND
VDD
_SIG
NAL
_GN
D
VDD
_SIG
NAL
_GN
D
+12
V_50
0M
A+
12V
UG-365 AD2S1200/AD2S1205 User Guide
Rev. D | Page 20 of 24
Figure 23. EVAL-AD2S1200/05SDZ Top-Side Silkscreen
Figure 24. EVAL-AD2S1200/05SDZ Bottom-Side Silkscreen
1044
2-02
210
442-
023
AD2S1200/AD2S1205 User Guide UG-365
Rev. D | Page 21 of 24
Figure 25. EVAL-AD2S1200/05SDZ Top Layer
Figure 26. EVAL-AD2S1200/05SDZ Layer 2
1044
2-02
410
442-
025
UG-365 AD2S1200/AD2S1205 User Guide
Rev. D | Page 22 of 24
Figure 27. EVAL-AD2S1200/05SDZ Layer 3
Figure 28. EVAL-AD2S1200/05SDZ Bottom Layer
1044
2-02
610
442-
027
AD2S1200/AD2S1205 User Guide UG-365
Rev. D | Page 23 of 24
ORDERING INFORMATION See Table 7 for a list of the evaluation boards compatible with the hardware described in this user guide.
Table 7. Compatible Boards Model1 Description EVAL-AD2S1200SDZ AD2S1200 evaluation board EVAL-AD2S1205SDZ AD2S1205 evaluation board EVAL-SDP-CB1Z Evaluation controller board ADZS-BRKOUT-EX3 Signal breakout board 1 Z = RoHS-compliant part.
UG-365 AD2S1200/AD2S1205 User Guide
Rev. D | Page 24 of 24
NOTES
ESD Caution ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Legal Terms and Conditions By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc. (“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term “Third Party” includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.
©2004–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. UG10442-0-3/12(D)