83
5. CMOS Operational Amplifiers Analog Design for CMOS VLSI Systems Franco Maloberti

5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

  • Upload
    others

  • View
    25

  • Download
    1

Embed Size (px)

Citation preview

Page 1: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

Analog Design for CMOS VLSI Systems

Franco Maloberti

Page 2: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

1

Analog Design for CMOS VLSI Systems

Franco Maloberti

Basic op-ampThe ideal operational amplifier is a voltage controlled

voltage source with infinite gain, infinite input impedance

and zero output impedance.

The op-amp is always used in feedback configuration.

Page 3: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

2

Analog Design for CMOS VLSI Systems

Franco Maloberti

Typical feedback configuration

V0

= V2

Z4

Z3

+ Z4

Z1

+ Z2

Z1

V1

Z2

Z1

The error due to the finite gain is proportional to 1 / A0. This

error must be smaller than the error due to impedance

mismatch.

V0

= V2

Z4

Z3

+ Z4

Z1+ Z

2

Z1

V1

Z2

Z1

1+

Z1+ Z

2

A0Z

1

Finite gain effect:

Page 4: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

3

Analog Design for CMOS VLSI Systems

Franco Maloberti

OTA

If impedances are implemented with capacitors and

switches, after a transient, the load of the op-amp is made

of pure capacitors. The behavior of the circuit does not

depend on the output resistance of the op-amp and stages

with high output resistance (operational transconductance

amplifiers) can be used.

Page 5: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

4

Analog Design for CMOS VLSI Systems

Franco Maloberti

Transient

V

i(0+) = V

in

C1

C1 + C // C0

V

o(0+) = V

i(0+)

C

C0 + C

Vi ( ) = Vin

C1 + C

C1 + C(1+ gmr0)

Vo ( ) = Vi ( ) gm r0

C0

gm

Page 6: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

5

Analog Design for CMOS VLSI Systems

Franco Maloberti

Performance characteristicsActual op-amps deviate from the ideal behavior. The

differences are described by the performance

characteristics.

DC differential gain:

It is the open-loop voltage gain measured at DC with a

small differential input signal. Typically Ad = 80 ÷ 100 dB.

Page 7: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

6

Analog Design for CMOS VLSI Systems

Franco Maloberti

Common mode gain:

It is the open-loop voltage gain with a small signal applied

to both the input terminals. Acm = 20 ÷ 40 dB.

Common mode rejection ratio:

It is defined as the ratio between the differential gain and

the common mode gain. Typically CMRR = 40 ÷ 80 dB.

Page 8: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

7

Analog Design for CMOS VLSI Systems

Franco Maloberti

Power supply rejection ratio:

If a small signal is applied in series with the positive (or

negative) power supply, it is transferred to the output with a

given gain Aps+ (or Aps-).

The ratios between differential gain and power supply gains

furnish the two PSRRs.

Typically: PSRR = 90 dB (DC)

PSRR = 60 dB (1 kHz)

PSRR = 30 dB (100 kHz)

Page 9: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

8

Analog Design for CMOS VLSI Systems

Franco Maloberti

Input offset voltage:

In real circuits if the two input terminals are set at the same

voltage the output saturates close to VDD or to VSS.

Input common mode range:

It is the maximum range of the common-mode input voltage

which do not produce a significant variation of the

differential gain.

Typically |Vos| = 4 ÷ 6 mV.

Page 10: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

9

Analog Design for CMOS VLSI Systems

Franco Maloberti

Output voltage swing:

It is the swing of the output node without generating a

defined amount of harmonic distortion.

Equivalent input noise:

The noise performances can be described in terms of an

equivalent voltage source at the input of the op-amp.

Typically vn = 40 ÷ 50 nV/ Hz at 1 kHz,

in a wide band (1 MHz) it results 10 ÷ 50 V RMS.

Page 11: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

10

Analog Design for CMOS VLSI Systems

Franco Maloberti

Unity gain frequency:

It is the frequency where the open-loop gain is zero. It is

also the -3 dB bandwidth in unity-gain closed loop

conditions. Typically fT = 200 MHz.

Phase margin:

It is the phase shift of the small-signal differential gain

measured at the unity gain frequency. A phase margin

smaller than 60° causes ringing in the output response.

Page 12: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

11

Analog Design for CMOS VLSI Systems

Franco Maloberti

Slew rate:

It is the maximum slope of the output voltage. Usually it is

measured in the buffer configuration. The positive slew rate

can be different from the negative slew rate. Typically SR =

50 ÷ 200 V/ s (lower values for micropower operation).

Settling time:

The settling time is the time required to settle the output

within a given range (usually ± 0.1%) of the final value.

Power dissipation:

It depends on speed and bandwidth requirements.

Typically, for 3.3 V supply, it is around 1 mW.

Page 13: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

12

Analog Design for CMOS VLSI Systems

Franco Maloberti

Typical parameters of a 0.25 m OTA

m22000Silicon area

mW1Power consumption

Vpp2.2Output dynamic range

V1.5Input common mode voltage

V3.3Supply voltage

kHz1Corner frequency

nV/ Hz100Input referred noise (white)

dB30PSRR @ 100 kHz

dB60PSRR @ 1 kHz

dB90PSRR @ DC

ns300Settling time: 1 V, CL = 4 pF

V/ s3Slew-rate

MHz100Bandwidth

mV4-6Offset

dB40CMRR

dB80DC gain

UnitValueFeature

Page 14: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

13

Analog Design for CMOS VLSI Systems

Franco Maloberti

Basic architecture

1st gain stage

differential to single-ended converter

2nd gain stage

output stage (to reduce the output impedance)

Key requirements:

absolute stability in unity gain closed-loop conditions

when driving maximum load.

minimum number of gain stages.

Page 15: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

14

Analog Design for CMOS VLSI Systems

Franco Maloberti

Two-stage op-amp

Key design issues:

open-loop differential gain

dc offset

power supply rejection (PSRR)

Page 16: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

15

Analog Design for CMOS VLSI Systems

Franco Maloberti

Open-loop differential gain:

The gain is obtained by multiplying the gains of the two

stages.

At low frequency the gain is inversely proportional to the

bias current.

Av = A1A2 =

gm1

(gds2 + gds4)

gm5

(gds5 + gds6)=

=2 2µnµpCox

( n + p )2

W

L

1

W

L

5

W

L

B

W

L

6

W

L

7

1

IBias

Page 17: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

16

Analog Design for CMOS VLSI Systems

Franco Maloberti

Common mode dc gain:

Applying the same signal to both inputs the circuit becomes

symmetrical and can be studied considering half circuit.

ACM = ACM1ACM2

=gds7

2gm1

gm5

gds5+ gds6

CMRR =

Av

ACM

=2gm1gm3

gds7(gds2 + gds 4)

Page 18: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

17

Analog Design for CMOS VLSI Systems

Franco Maloberti

Offset:

The offset is composed of two terms:

systematic offset

random offset

The systematic offset can be reduced to zero with a

careful design. A necessary condition to have zero

systematic offset, is that the currents of M5 and M6 are

equal, when the inputs are connected to the same voltage.

Assuming all the transistors in saturation this condition is:

IBias

W L( )6

W L( )B

= IBias

W L( )7

W L( )B

W L( )5

W L( )3

W L( )3

W L( )6

=1

2W L( )

7

W L( )5

Page 19: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

18

Analog Design for CMOS VLSI Systems

Franco Maloberti

The random offset is due to the geometrical mismatching

and process dependent inaccuracies.

Vos

= Vos1

2+

Vos2

A1

2

When we refer the offset of the second stage at the input

terminal we have to divide it by the gain of the first stage.

Since the two offsets are uncorrelated we have:

The total offset is dominated by the offset of the input

stage.

Page 20: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

19

Analog Design for CMOS VLSI Systems

Franco Maloberti

We study the effect of a mismatch between M3 and M4:mirror factor (1 + ) instead of 1.

IBias

2gm1

Vos1

2

1+( ) =

IBias

2+ gm2

Vos1

2

Vos1

I1

gm1

Page 21: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

20

Analog Design for CMOS VLSI Systems

Franco Maloberti

MOS:

I1

gm1

=VGS1

VTh

2= 150 ÷ 300 mV

(in sub-threshold)

I1

gm1

= nVT =nkT

q

(in saturation)

BJT:

I1

gm1

26 mV

Assuming = 0.01:

Vos,BJT = 0.26 mV

Vos,MOS = 1.5 ÷ 3 mV

Page 22: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

21

Analog Design for CMOS VLSI Systems

Franco Maloberti

Power supply rejection:

A signal on the positive bias line determines a modulation

in the reference current, which, in turn, gives an equal

modulation of the currents in M5 and M6, if the condition of

the zero systematic offset is fulfilled.

Page 23: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

22

Analog Design for CMOS VLSI Systems

Franco Maloberti

The spur signal v+n affects the currents of M5 and M6.

in,6

W / L( )6

=in,7

W / L( )7

= µCox

VGS,MB

VTh( ) v

n

+

vo,n,1 = in,tot

W / L( )6

W / L( )B

1

2

W / L( )5

W / L( )7

W / L( )4

W / L( )B

1

gds6

+

+ gds7

vo,n,1 = in,Re f

W / L( )6

W / L( )B

1

gm5

b) high frequency:

a) low frequency:

Page 24: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

23

Analog Design for CMOS VLSI Systems

Franco Maloberti

Power supply rejection at low frequency

vo,tot( )2

=

gds6

gm5(1 k+)

2gm3rds3

gds5 + gds6

vn

+( )2

+

gds6

gm5k

2gm3rds3

gds5 + gds6

vn( )2

Page 25: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

24

Analog Design for CMOS VLSI Systems

Franco Maloberti

Effect of external components on PSRR

Page 26: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

25

Analog Design for CMOS VLSI Systems

Franco Maloberti

Frequency response and

compensation

A two-stage scheme with poles in the same frequency

range needs compensation.

A single pole system is always stable.

Strategy: Approach the single pole performance by

splitting the two poles apart.

Page 27: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

26

Analog Design for CMOS VLSI Systems

Franco Maloberti

Miller capacitance moves p1 at lower frequency.

Shunt feedback moves p2 at higher frequency.

Small signal equivalent circuit for two-stage op-amp.

v0

vin

= gm1R1R2

gm2 sCc

1+ sR1R2gm2Cc + s2R1R2 C1C2 + (C1 + C2)Cc[ ]

v1(g1 + sC1) + (v1 v0)sCc + gm1vin = 0

v0(g2 + sC2) + (v0 v1)sCc + gm2v1 = 0

Page 28: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

27

Analog Design for CMOS VLSI Systems

Franco Maloberti

The circuit has two poles and a zero in the right half plane.

p

1

1

R1R

2gm2

Cc p2

gm2Cc

C1C2 + (C1 + C2)Cc

since in practice Cc > C1, Cc C2, gm1 > 1/R1, gm2 > 1/R2 it

results:

z =

gm2

Cc

p1

<<1

R1C

1 p

2

gm2

C2

>>1

R2C

2

Assuming p1 as dominant, the unity gain angular frequency

is:

T = p

1A

0

1

R1R

2gm2

Cc

gm1gm2

R1R

2=

gm1

Cc

Page 29: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

28

Analog Design for CMOS VLSI Systems

Franco Maloberti

The locations of the second pole p2 and of the zero withrespect to T are derived by considering:

p2

T

=gm2

Cc

gm1C

2

for stability > 2 to 4

z

T

=gm2

gm1

The phase shift given by the

zero is also negative and

can worsen the phase

margin. It must be located

far from the unity gain

frequency.

Page 30: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

29

Analog Design for CMOS VLSI Systems

Franco Maloberti

if Cc > C2 and gm2 > gm1

The right half-plane worsen the phase margin.

In bipolar technology gm2 >> gm1 because the current in

the second stage is normally higher than the one in the

first stage.

Page 31: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

30

Analog Design for CMOS VLSI Systems

Franco Maloberti

In CMOS technology gm2 gm1 because they are

proportional to the square root of I and W/L; moreover,

the transconductance of the input pair must be high in

order to reduce their thermal noise contribution.

In real situations the obtainable phase margin does not

guarantee stability.

Eliminating the right half-plane zero:

unity gain buffer

zero nulling resistor

unity gain current amplifier

The zero is due to a signal feedforward

to a point that is 180° out of phase.

Page 32: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

31

Analog Design for CMOS VLSI Systems

Franco Maloberti

Solution 1: Eliminate feedforward with source follower

Disadvantages:

Area

Power dissipation

Actually it creates a doublet in the feedback path.

Potentially not stable.

Alternative, a substrate emitter follower may be used.

(The bipolar transistor is smaller and has higher gm.)

Page 33: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

32

Analog Design for CMOS VLSI Systems

Franco Maloberti

Solution 2: Zero nulling resistor

The zero position is pushed away with a resistance in

series with Cc.

v0

vin

A0

1+ s Rz 1/ gm2( )Cc

1+s

p1

1+

s

p2

Page 34: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

33

Analog Design for CMOS VLSI Systems

Franco Maloberti

The pole locations are close to the original.

The zero is moved depending on Rz.

z =1

1/ gm2Rz( )Cc

If Rz = 1 / gm2 the zero is moved at infinity

If Rz > 1 / gm2 the zero is located in the left half-plane

Implementation:

1

Rz

=1

Rn

+1

Rp

Page 35: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

34

Analog Design for CMOS VLSI Systems

Franco Maloberti

Choose (W/L)n and (W/L)p such that:

1

Rn

= k n

W

L

n

VDD

V1 VTh,n( )

1

Rp

= k pW

L

p

V1 VSS VTh,p( )

k nW

L

n

= k pW

L

p

and:

1

Rz

= k nW

L

n

VDD Vss VTh,n VTh,p( )

Problem: Supply sensitivity.

Since the swing of the node 1 is A2 less than the output

swing, only one transistor with supply independent bias can

be used.

Page 36: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

35

Analog Design for CMOS VLSI Systems

Franco Maloberti

Solution 3: Unity gain current amplifier

v1(g1 + sC1) + gm1vin v0sCc = 0

v0(g2 + sC2) + gm2v1 + v0sCc = 0

Page 37: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

36

Analog Design for CMOS VLSI Systems

Franco Maloberti

Slew rate

For large input signal:

M1, M4 are off so the current IM7 discharges Cc through

M2. Assuming M5 able to drive the current request by Cc,

CL and IM6.

SR =V

tmax

=IM7

Cc

Page 38: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

37

Analog Design for CMOS VLSI Systems

Franco Maloberti

M2, M5 are off so the current IM7 mirrored by M4 charges

Cc; CL and Cc are charged by IM6. The smaller of these

two limits will hold:

SR+ =V+

tmax

=IM6

Cc

+ CL

SR+ =V+

tmax

=IM7

Cc

To have SR+ = SR-, a condition can be:

IM7

Cc

=IM6

Cc

+ CL

Since T = gm1 / Cc, the SR is

SR =

IM7

gm1

T = VGS1VTh( ) T

For T = 2 · 40 · 106 rad/s, (VGS1 - VTh) = 300 mV, SR

75.4 V/ s.

Page 39: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

38

Analog Design for CMOS VLSI Systems

Franco Maloberti

Single stage schemes

High gain is get with a cascode scheme.

Telescopic cascode

Mirrored cascode

Folded cascode

Page 40: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

39

Analog Design for CMOS VLSI Systems

Franco Maloberti

Telescopic cascode

DC gain A0 (gmrds)2

low power consumption

only one high impedance

node: compensated with a

capacitance load (if

necessary)

low output swing

reference of the input close

to the negative supply

two bias lines (VB1, VB2)

5 transistors in series

Page 41: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

40

Analog Design for CMOS VLSI Systems

Franco Maloberti

Mirrored cascode

optimum input common

mode range

only 4 transistors in series

improved output swing

speed of the mirror

higher power consumption

Voutmax = VB1max + VGS4 - Vsat

VB1max = VDD - Vsat - VGS4

Voutmax = VDD - 2Vsat

Voutmax = VGS7 + Vsat

Page 42: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

41

Analog Design for CMOS VLSI Systems

Franco Maloberti

Conventional folded cascode

Page 43: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

42

Analog Design for CMOS VLSI Systems

Franco Maloberti

Modified folded cascode

(improved output swing)

Page 44: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

43

Analog Design for CMOS VLSI Systems

Franco Maloberti

Two stage amplifier vs. single stage amplifier

Two stages:

Voltage gain less affected by resistive loading

Maximum signal swing

Less bussing of bias lines

Requires an additional capacitor for frequency

compensation

More power consumption

Page 45: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

44

Analog Design for CMOS VLSI Systems

Franco Maloberti

Single stage:

No need for additional compensation capacitor

Lower power consumption

Better CMRR

Lower signal swing

More bussing of bias lines

Page 46: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

45

Analog Design for CMOS VLSI Systems

Franco Maloberti

Class AB op-ampsClass AB: a circuit which can have an output current which

is larger than its DC quiescent current.

Two stages amplifier with class AB second stage

M6 and M7 act as a

level shifter

M8 and M9 act as a

class AB push-pull

amplifier

A2

=gm8

+ gm9

gds8+ gds9

Page 47: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

46

Analog Design for CMOS VLSI Systems

Franco Maloberti

The quiescent current in the output stage is bias voltage

and technological variation dependent.

VDD = VGS8 + VGS6 + VGS9

neglecting the body effect:

VDD = VTh,p + 2VTh,n +2

k n

L

W

6

I6 +2

k n

L

W

8

I8 +2

k n

L

W

9

I9

Typically with VDD = 5 V the numerator is around 1.6 V; if it

is assumed VDD = (5 ± 0.5) V and VTh = ± 200 mV, it

results that the numerator can change from 0.7 V to 2.5 V;

hence, Imin = 0.3 Inom; Imax = 2.5 Inom

I9 =

VDD VTh,p 2VTh,n

2

k n

L

W

6

I6

2

k n

L

W

8

+2

k n

L

W

9

Page 48: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

47

Analog Design for CMOS VLSI Systems

Franco Maloberti

Single stage class AB amplifier (only inverting)

In the input pair M1 and M2

operate as source followers

and drive the common gate

stage M3 and M4.

VB = VTh,n + VTh,p + Vov,n + Vov,p

for Vin = 0

I1 = I2 = IBias

for Vin > 0

Iout = K8,9 I1 - K5,6 I2

K8,9 and K5,6 mirror factors

(assumed equal)

Page 49: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

48

Analog Design for CMOS VLSI Systems

Franco Maloberti

It results:

Iout = K8,9 (I1 - I2) = K8,9 VB Vin

Until I1 or I2 goes to zero, for a

larger Vin, Iout increases

quadratically with Vin.

Small signal gain:

Av = 2 Gm rout

VB +Vin = VGS2 +VGS4 = VTh,n +VTh,p +2

k n

W

L

2

+2

k p

W

L

4

I2

VB Vin = VGS1 +VGS3 = VTh,n +VTh,p +2

k n

W

L

3

+2

k p

W

L

1

I1

Page 50: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

49

Analog Design for CMOS VLSI Systems

Franco Maloberti

Gm is the transconductance of the cross coupled input

stage

gm2

Vin VA( ) = gm4VA

VA =gm2

Vin

gm2+ gm4

Iout = gm4

VA =gm2

gm4

gm2+ gm4

Vin = GmVin

Page 51: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

50

Analog Design for CMOS VLSI Systems

Franco Maloberti

Fully differential op-ampsThe use of fully differential paths in analog signal

processing gives benefits on:

PSRR

dynamic range

clock feedthrough cancellation

Consider an integrator and its fully differential version:

Page 52: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

51

Analog Design for CMOS VLSI Systems

Franco Maloberti

Noise from the power supply and clock feedthrough are

common mode signals.

The output swing is doubled (Vmax+ - Vmax- = 2 Vmax).

Since the noise is unchanged, the dynamic range

improves by 6 dB.

Single ended to differential and double ended to single

ended converters are necessary

Larger area

More bussing of bias lines

Common mode feedback is necessary

Page 53: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

52

Analog Design for CMOS VLSI Systems

Franco Maloberti

The SE/DE and DE/SE blocks increase the complexity and

introduce noise. The differential approach is convenient if

the differential processor contains more than 4 stages.

The feedback around the op-amp control the difference of

the input terminal voltages and not their mean value. In turn,

there is no control on the output common mode voltage.

Page 54: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

53

Analog Design for CMOS VLSI Systems

Franco Maloberti

Fully differential two stage OTA

A1

=1

2

gm1

gds1+ gds 4

1st stage with gain: two 2nd stages with gain:

A2

=gm5

gds5+ gds6

Page 55: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

54

Analog Design for CMOS VLSI Systems

Franco Maloberti

Fully differential single stage OTA

Page 56: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

55

Analog Design for CMOS VLSI Systems

Franco Maloberti

COMMON MODE FEEDBACK

continuous time

sampled data

Continuous-time common mode feedback

Page 57: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

56

Analog Design for CMOS VLSI Systems

Franco Maloberti

VB is such that M1 and M2 are in the linear region;

(W/L)1 = (W/L)2; M1 and M2 are like the parallel of two

voltage dependent resistances.

I1

= µCox

W

L

1

V+ VTh( )VDS

1

2V

DS

2

I2

= µCox

W

L

2

V VTh( )VDS

1

2V

DS

2

Iout

= I1

+ I2

=1

2µC

ox

W

L

3

VB

VDS

VTh( )

2

With a differential signal Iout = cost

With a common mode signal: if positive, Iout increases

if negative, Iout decreases

Page 58: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

57

Analog Design for CMOS VLSI Systems

Franco Maloberti

Fully differential folded cascode with CMFB

Page 59: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

58

Analog Design for CMOS VLSI Systems

Franco Maloberti

Fully differential folded cascode with CMFB (2)

Page 60: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

59

Analog Design for CMOS VLSI Systems

Franco Maloberti

Problems:

dynamic range

linearity

Compensation of the non-linearities of the n-channel and p-

channel CMFB cell.

Page 61: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

60

Analog Design for CMOS VLSI Systems

Franco Maloberti

Sampled-data common mode feedback

The common mode feedback operates on slowly variable

signal. It can be implemented at discrete time intervals.

The sampled data feedback is essential for low bias

voltage and low power.

linearity (mean value with

capacitors)

low power consumption

no limitation to the dynamic

range

clock signal necessary

clock feedthrough effect

Page 62: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

61

Analog Design for CMOS VLSI Systems

Franco Maloberti

Micro-power op-ampsRequired in battery operated systems(portable/wearable equipment: pocket calculators, PDA's, digital

cameras, …; medical equipment: pace makers, hearing aids, …);

Use of MOS transistors in weak inversion;

Low current (< 10 A) low slew rate.

Av =B gm1

gds6+ gds8

=B

nVT n + p( )

gm =ID

nVT gds = ID

high dc gain (Av 60 dB)

Page 63: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

62

Analog Design for CMOS VLSI Systems

Franco Maloberti

Dynamic biasing of the tail current

Basic idea:

Generate |I1 - I2| and increase the current in the differential

stage by k|I1 - I2|.

Page 64: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

63

Analog Design for CMOS VLSI Systems

Franco Maloberti

Since

i1 i2 = gm(vin + vin )

gm =ID

nVT ID

= IB

+ k i1

i2

i1

i2

= IB

+ k i1

i2( )

vin + v

in

nVT

The current increase becomes significant when:

kv

in + vin

nVT

> 1

Typical performance:

DC gain 95 dB

ft 130 kHz

SR 0.1 V/ s

IB 0.5 A

Itot 2.5 A

Page 65: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

64

Analog Design for CMOS VLSI Systems

Franco Maloberti

Class AB single stage with dynamic biasing

For maximum output swing VBIAS-p and VBIAS-n must be as

close as possible to the supply voltages.

Page 66: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

65

Analog Design for CMOS VLSI Systems

Franco Maloberti

During the slewing the current source of the output

cascodes can be pushed in the linear region, hence loosing

the advantage of the AB operation.

The problem is solved with the dynamic biasing:

Page 67: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

66

Analog Design for CMOS VLSI Systems

Franco Maloberti

Noise

The noise of an operational amplifier is described with an

input referred voltage source vn.

The spectrum of vn is made of a white term and 1/f term.

vn is due to the contributions, referred to the input, of the

noise generators associated to all the transistors of the

circuit (assumed uncorrelated).

Page 68: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

67

Analog Design for CMOS VLSI Systems

Franco Maloberti

Consider the input stage of a two stage op-amp.

The output noise voltage is given by:

vn,out

2 = gm1

2 (vn1

2 + vn2

2 ) + gm3

2 (vn3

2 + vn 4

2 )[ ]1

gds2 + gds4

2

Page 69: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

68

Analog Design for CMOS VLSI Systems

Franco Maloberti

We assume gm1 = gm2; gm3 = gm4 (we assume the noise

source of M5 does not contribute) moreover since usually

W1 = W2; L1 = L2; W3 = W4; L3 = L4; v2n1 = v2

n2; v2n3 = v2

n4;

if we refer v2n,out to the input, we get:

vn,out

2

A1

2= vn,in

2 =vn,out

2

gm1

2gds2 + gds 4( )

2

= 2 vn1

2 +gm3

2

gm1

2vn3

2

The contribution of the active loads is reduced by the

square of the ratio gm3/gm1

It is worth to remember that

gm = 2µCox

W

LI

vn

2 =8kT

3gm

+KF

2µCox

1

WL

1

f

f

Page 70: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

69

Analog Design for CMOS VLSI Systems

Franco Maloberti

The attenuation by the factor (gm3/gm1)2 gives, for the white

term:

vn,in,w

2 = 2vn1

21+

gm3

gm1

= 2vn1

21+

µ3 W / L( )3

µ1 W / L( )1

Where KF1 and KF3 are the flicker noise coefficient for

transistors M1 and M3. The white contribution of the active

load is reduced by choosing (W/L)input >> (W/L)load. The 1/f

noise contribution of the active load is reduced by choosing

Linput < Lload. If the above conditions are satisfied the input

noise is dominated by the input pair.

vn,in,1/ f

2 = 2K

F1

µ1CoxW1L1

1

f1+

KF3L1

2

KF1L3

2

and for the 1/f term:

Page 71: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

70

Analog Design for CMOS VLSI Systems

Franco Maloberti

Cascode scheme:

The noise is contributed by

the input pair and the current

sources of the cascode load.

vn,in

2= 2 vn1

2+

gm4

gm1

2

vn 4

2

Page 72: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

71

Analog Design for CMOS VLSI Systems

Franco Maloberti

Folded cascode scheme:

The noise contributed by the same source as in the

cascode and by the current source M2.

vn,in

2= 2 vn1

2+

gm2

gm1

2

vn2

2+

gm5

gm1

2

vn5

2

Page 73: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

72

Analog Design for CMOS VLSI Systems

Franco Maloberti

Two stage op-amp: (feedforward + zero nulling comp.)

The noise is modeled with two input referred noise sources:

one at the input of the first stage and the other at the input

of the second stage.

Page 74: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

73

Analog Design for CMOS VLSI Systems

Franco Maloberti

In the low frequency range the noise is dominated by vn1.

In the high frequency range the noise is dominated by vn2.

Page 75: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

74

Analog Design for CMOS VLSI Systems

Franco Maloberti

Frequency response:

The cutoff frequency is: p1 = -gm/C0

The input referred noise generator is transmitted to the

output as a conventional input signal

The feedback network around the op-amp must be taken

into account.

One stage amplifier:

Page 76: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

75

Analog Design for CMOS VLSI Systems

Franco Maloberti

Power of noise:

We consider only the white term.

Single stage amplifier:

vn0

2 = vn

2 df

1+ s / p10

= 2 1+( )8

3kT

1

gm1

df

1+ 2 fC0

/ gm1( )2

=0

8

31+( )

kT

C0

Two stage amplifier: we consider only the white term

contributed by the noise source of the second stage

vn2

2 = 2 1+ ( )8

3

kT

gm2

vn0

2= vn2

2 df

1+ s / p20

vn0

2 =4

31+ ( )

kT

C1

+

+ C2

p2

=gm2

C1+ C

2

Page 77: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

76

Analog Design for CMOS VLSI Systems

Franco Maloberti

Layout

Rules:

Use poly connections only for voltage signals, never for

currents, because the offset RI 15 mV.

Minimize the line length, especially for lines connecting

high impedance nodes.

Use matched structure (necessary common centroid).

Respect symmetries (even respect power devices).

Only straight-line transistors.

Separate (or shield) the input from the output line, to

avoid feedback.

Shield high impedance nodes to avoid noise injection

from the power supply and the substrate.

Regular shapes and layout oriented design.

Page 78: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

77

Analog Design for CMOS VLSI Systems

Franco Maloberti

Stacked layout:

Structure A:

Capacitances are

further reduced if the

diffusion area is shared

between different

transistors.

Csb = Cdb = CjbW (d + 2xj )

Csb =

1

2Cdb = Cjb

W

2(d + 2xj )

Structure B:

Csb = Cdb = Cjb

2W

3(d + 2xj )

Page 79: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

78

Analog Design for CMOS VLSI Systems

Franco Maloberti

Key point: use of equal width transistors

Transistors with arbitrary width are not allowed.

Placement and routing:

If we divide a transistor in

an odd number of parallel

transistors the resulting

stack has the source on

one side and the drain on

the other side.

If we divide a transistor in

an even number of parts

the resulting stack has

source or drain on the two

sides.

Page 80: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

79

Analog Design for CMOS VLSI Systems

Franco Maloberti

Example:

Routing into stacks: use of comb connections or serpentine

connections.

Page 81: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

80

Analog Design for CMOS VLSI Systems

Franco Maloberti

Page 82: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

81

Analog Design for CMOS VLSI Systems

Franco Maloberti

Example: Fully differential folded cascode.

Page 83: 5. CMOS Operational Amplifiers...5. CMOS Operational Amplifiers 3 Analog Design for CMOS VLSI Systems Franco Maloberti OTA If impedances are implemented with capacitors and switches,

5. CMOS Operational Amplifiers

82

Analog Design for CMOS VLSI Systems

Franco Maloberti