41
1 Submission May, 2009 doc.: IEEE 802. 15-09-0322-01-0006 Project: IEEE P802.15 Working Group for Wireless Personal Area N Project: IEEE P802.15 Working Group for Wireless Personal Area N etworks ( etworks ( WPANs WPANs ) ) Submission Title: [ETRI & Samsung PHY proposal to 802.15.6] Date Submitted: [4 May, 2009] Source: [Kiran Bynam(1), Noh-Gyoung Kang(1), Chihong Cho(1), Seung-Hoon Park(1), Sridhar Rajagopal(1), Eun Tae Won(1), Giriraj Goyal(1), Mi-Kyung Oh(2), Hyung Soo Lee(2), Cheol-Hyo Lee(2), Jae-Young Kim(2), Jae-Ho Hwang(3), Jae-Myung Kim(3) [(1) Samsung Electronics, (2) ETRI, (3) Inha Univ.] Re: [Contribution to IEEE 802.15.6 Meeting, May 2009] Abstract: [PHY proposal for 802.15.6 Requirements.] Purpose: [To be considered in IEEE 802.15.6] Notice: This document has been prepared to assist the IEEE P802.15. It is offered as a basis for discussion and is not binding on the contributing individual(s) or organization(s). The material in this document is subject to change in form and content after further study. The contributor(s) reserve(s) the right to add, amend or withdraw material contained herein. Release: The contributor acknowledges and accepts that this contribution becomes the property of IEEE and may be made publicly available by P802.15. 1

15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

  • Upload
    others

  • View
    0

  • Download
    0

Embed Size (px)

Citation preview

Page 1: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

1Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Project: IEEE P802.15 Working Group for Wireless Personal Area NProject: IEEE P802.15 Working Group for Wireless Personal Area Networks (etworks (WPANsWPANs))

Submission Title: [ETRI & Samsung PHY proposal to 802.15.6]Date Submitted: [4 May, 2009]Source: [Kiran Bynam(1), Noh-Gyoung Kang(1), Chihong Cho(1), Seung-Hoon Park(1), Sridhar

Rajagopal(1), Eun Tae Won(1), Giriraj Goyal(1), Mi-Kyung Oh(2), Hyung Soo Lee(2), Cheol-Hyo Lee(2), Jae-Young Kim(2), Jae-Ho Hwang(3), Jae-Myung Kim(3)

[(1) Samsung Electronics, (2) ETRI, (3) Inha Univ.]Re: [Contribution to IEEE 802.15.6 Meeting, May 2009]

Abstract:[PHY proposal for 802.15.6 Requirements.]

Purpose: [To be considered in IEEE 802.15.6]Notice: This document has been prepared to assist the IEEE P802.15. It is offered as a basis for

discussion and is not binding on the contributing individual(s) or organization(s). The material in this document is subject to change in form and content after further study. The contributor(s) reserve(s) the right to add, amend or withdraw material contained herein.

Release: The contributor acknowledges and accepts that this contribution becomes the property of IEEE and may be made publicly available by P802.15.

11

Page 2: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

ETRI & Samsung PHY proposal to 802.15.6

ETRI & Samsung ElectronicsMay, 2009

Page 3: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

3Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Contents• TRD Requirements • Proposal Scope• Concept of Proposal • Modulation (Block-Coded GPPM)• PHY Scalability• Pulse shapes • PHY Frame Structure• Link Budget• Band Plan• Co-existence• Preamble Design• Power Efficiency• Conclusions• Comparison Criteria• References

Page 4: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

4Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Requirements

• 10 kbps to 10 Mbps• Range of 3 m at lowest mandatory rate• 10 piconet co-existence at the lowest

mandatory data rate• Low Power & complexity• Regulatory Compliance

Page 5: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

5Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Proposal Scope

• On-body applications• Data rate range of 10 kbps to 10 Mbps• On-body to air (CM4)• On-body to On-Body (CM3)• UWB Higher band (7.25 to 8.5 GHz) to

have the global regulatory compliance• Low Power

Page 6: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

6Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Key Aspects of Proposal

• UWB non-coherent receiver• No definition of specific pulse shape• Short Kasami code based preamble• Block-Coded Group PPM (BC-GPPM)

Page 7: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

7Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

System Block Diagram

To BPF and antenna

SymbolMapper

GPPM modulator

Pulse generator

EnergyDetector

GPPMDetector

Decoded Bits

Data Bits

Page 8: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

8Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Concept of Group PPM (GPPM)

8

• Example: 3-symbol grouping– 3 time-slots out of 6 time-slots are occupied by pulse total 20 cases !

000

001

010

011

100

101

110

111

Extra 12 cases

Normal PPMfor 3-symbol

8 cases

sT sT1 Group: 3-symbol

sT

Page 9: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

9Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

9

Block-Coded GPPM with group 3

9

1 Group: 3-symbol

Total 20 cases

• Increased number of cases by 3-symbol grouping– Option 1: 16 cases for transmitting 4 bits during 3-symbol duration– Option 2: 8 cases with error correction capability for transmitting 3

bits during 3-symbol duration Block-Coded GPPM (BC-GPPM)

Page 10: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

10Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

• Simple detection algorithm for 3 BC-GPPM

10

Detection of BC-GPPM with group 3

1 Group: 3-symbol

E1 E2 E3 E4 E5 E6

Code set (8 cases)0 0 0 1 1 10 0 1 0 1 10 1 1 0 0 10 0 1 1 0 10 0 1 1 1 01 0 1 0 1 01 1 0 1 0 00 1 0 0 1 1

EX) Hard decision from energy detection signals{E1, E2, E3, E4, E5, E6} The largest 3 1The others 3 0

Bit de-mapping0 0 00 0 10 1 10 1 01 1 01 1 11 0 11 0 0

Page 11: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

11Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

• Why 6 BC-GPPM?– PER performance: 1Mbps@AWGN

Block-Coded GPPM with group 6

11

Page 12: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

12Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

12

Ex: Block code set(64) for 6 BC-GPPM0 0 0 0 0 0 1 1 1 1 1 10 0 0 0 1 1 0 1 1 0 1 10 0 0 1 1 1 0 0 0 1 1 10 0 0 0 1 1 1 0 1 1 0 10 0 0 1 1 1 1 1 1 0 0 00 0 0 0 1 1 1 1 0 1 1 00 1 1 0 0 1 1 1 0 1 0 00 0 1 0 0 1 0 1 0 1 1 10 1 1 0 0 1 0 0 1 0 1 10 0 0 1 0 1 1 0 1 0 1 10 0 0 1 0 1 0 1 1 1 0 11 1 0 1 0 0 0 1 1 0 0 10 0 1 1 0 0 0 1 1 0 1 11 0 1 0 1 0 0 1 0 0 1 10 0 0 1 1 0 1 1 0 0 1 10 0 0 1 1 0 0 1 1 1 1 00 1 1 1 1 0 0 0 1 1 0 00 0 1 0 1 0 0 0 1 1 1 10 0 1 0 0 1 1 0 1 1 1 00 0 1 0 0 1 1 1 1 0 0 10 0 1 0 1 0 1 1 0 1 0 11 0 1 1 0 0 1 0 0 1 0 10 0 1 1 0 0 1 1 0 1 1 00 0 1 0 1 0 1 1 1 0 1 00 0 1 0 1 1 0 1 1 1 0 00 0 1 1 1 1 0 0 1 0 1 00 0 1 0 1 1 1 0 0 0 1 10 0 1 1 1 0 1 0 1 0 0 10 0 1 1 1 1 0 1 0 0 0 10 0 1 1 1 1 1 0 0 1 0 00 1 0 1 0 1 1 0 1 1 0 00 1 0 0 0 1 0 1 1 1 1 0

0 1 0 0 0 1 1 0 0 1 1 11 1 0 0 1 0 1 0 0 1 1 00 1 0 0 1 0 0 1 0 1 1 10 1 0 0 1 0 1 0 1 0 1 10 1 0 0 1 0 1 1 1 1 0 00 1 0 0 1 1 1 1 0 0 0 10 1 0 1 0 0 1 1 0 1 0 10 1 0 1 0 0 0 0 1 1 1 10 1 0 1 0 0 1 1 1 0 1 00 1 0 1 0 1 0 1 0 0 1 10 1 0 1 1 1 0 0 1 0 0 10 1 0 1 1 1 0 1 0 1 0 00 1 0 1 1 1 1 0 0 0 1 00 1 1 0 1 1 0 1 0 0 1 00 1 1 0 0 0 1 1 0 0 1 10 1 1 0 0 0 0 1 1 1 0 10 1 1 0 1 1 0 0 0 1 0 10 1 1 0 1 1 1 0 1 0 0 00 1 1 1 0 1 0 1 1 0 0 00 1 1 1 0 1 0 0 0 1 1 00 1 1 1 0 1 1 0 0 0 0 10 1 1 1 1 0 0 0 0 0 1 10 1 1 1 1 0 1 1 0 0 0 01 0 0 0 0 1 1 1 0 0 1 11 0 0 0 0 1 0 0 1 1 1 11 0 0 0 0 1 1 1 1 1 0 01 0 0 0 1 0 0 1 1 1 0 11 0 0 1 0 0 0 1 0 1 1 11 0 0 1 0 0 1 0 1 1 1 01 0 0 0 1 1 1 0 1 0 1 01 0 0 1 0 1 0 1 1 0 1 01 0 0 1 1 0 0 0 1 0 1 1

32 32

Page 13: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

13Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

13

Block-Coded GPPM

• Advantages of BC-GPPM– Error correction capability without lowering the data rate. – Switching off the FEC decoder for good channels without

interference.

13

BC-GPPMdemod

BlockCode Set

BC-GPPMmod

Energy Detection

RF/AnalogTransmittedInfo. bits

RecoveredInfo. bits

Page 14: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

14Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

14

Data Scalability

Mod-Type

Chip rate(Fc)

# of chips per symbol

(Ncps)

# of burst positions

per symbol(Nburst)

# of chips per burst

(Ncpb)

# of chips for pulse-on

duration(Ncpo)

Symbol Rate

(MHz)

Bit Rate(Mbps)

00 500MHz 32768 32 1024 8 0.015 0.015

01 500MHz 4096 32 128 8 0.120 0.120

10 500MHz 512 32 16 8 0.976 0.976

11 500MHz 64 32 2 8 7.8 10.4

PHY Layer

Preamble(63bits Kasami code)

Length 16bits+ Rate 2bits + HCS

SHR PHR@ PSDU@

Payload with CRC( MAC data + 2bytes CRC

Block-Coded GPPM with group 6

Base rate Scalable rate

Page 15: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

15Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

15

Data Scalability

• Symbol Structure Example: Mod-Type 2 (1Mbps)

1 Symbol Ncps : 512 chip

1 burst

256 chip

16 nsec

Pulse-on duration: 8chip

Page 16: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

16Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

16

Scalable Data Rate

• Mod-Type 0~2– The number of chips for pulse-on duration is 8 and the energy per

bit keeps unchanged for scalable data rate.– Therefore, link budgets are all same for Mod-Type 0~2. – Since block-coded GPPM with group 6 can transmit 6-bit during 6

symbol duration, the symbol rate and bit rate are same.

• Mod-Type 3– In order to meet 10Mbps data rate, block-coded GPPM with group

6 is designed to transmit 8-bit during 6 symbol duration which gives 10.4Mbps bit [email protected] symbol rate.

– Among total 924 cases, 256 cases are used for 8-bit transmission and the others are used for block coding capability.

Page 17: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

17Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

17

6 BC-GPPM for Mod-Type 0~2

17

• PER performance for 6 BC-GPPM– 0.976Mbps @ AWGN

Minimum SNR at PER 10%

SNRmin = 11.5 dB for AWGN

9 9.5 10 10.5 11 11.5 12 12.5 13 13.5 1410

-2

10-1

100

SNR per symbol

PER

AWGN channel

Block-Coded GPPM (Group 6)General PPM

Page 18: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

18Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

18

6 BC-GPPM for Mod-Type 0~2

18

• PER performance for 6 BC-GPPM– 0.976Mbps @ CM3

Minimum SNR at PER 10%

SNRmin = 17 dB for CM3

11 12 13 14 15 16 17 18 1910

-2

10-1

100

SNR per symbol

PER

BAN Channel Model: 3

Block-Coded GPPM (Group 6)General PPM

Page 19: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

19Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

19

6 BC-GPPM for Mod-Type 0~2

19

• PER performance for 6 BC-GPPM– 0.976Mbps @ CM4(body direction 1,2,3,4)

Minimum SNR at PER 10%

SNRmin = 20 dB for CM4

11 13 15 17 19 21 2310

-3

10-2

10-1

100

SNR per symbol

PER

BAN Channel Model: 4

CM4: body direction 1CM4: body direction 2CM4: body direction 3CM4: body direction 4

Page 20: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

20Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

20

6 BC-GPPM for Mod-Type 3

20

• PER performance for 6 BC-GPPM– 10Mbps@ AWGN,CM3,CM4– LOS condition under CM3 and CM4 with body direction 1

Minimum SNR at PER 10%

SNRmin = 13 dB for AWGNSNRmin = 20 dB for CM3SNRmin = 18 dB for CM4

12 13 14 15 16 17 18 19 20 21 2210

-2

10-1

100

SNR per symbol

PER

AWGNCM 3CM 4

Page 21: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

21Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Chaotic Pulse Generator

• Block Diagram

– Add four independent triangular pulses and use as VCO input.– Saw-tooth pulses are possible as well as triangular pulses.

Triangular Pulse 1T1 ns

VCOTriangular Pulse 3

T3 ns

Triangular Pulse 4T4 ns G

G

G

G

Output

Triangular Pulse 2T2 ns

Page 22: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

22Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Generated Chaotic Signal (Zoom)

0 0.5 1 1.5 2 2.5

x 10-7

-1

-0.8

-0.6

-0.4

-0.2

0

0.2

0.4

0.6

0.8

1

0 0.5 1 1.5 2 2.5

x 10-7

-1.5

-1

-0.5

0

0.5

1

0 0.5 1 1.5 2 2.5

x 10-7

-1

-0.8

-0.6

-0.4

-0.2

0

0.2

0.4

0.6

0.8

1

0 0.5 1 1.5 2 2.5

x 10-8

-1

-0.8

-0.6

-0.4

-0.2

0

0.2

0.4

0.6

0.8

1

Generated Chaotic Signal

Four Triangular waves Added wave

Using Triangular Waves

Page 23: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

23Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Power Spectrums 10dB BW = 500MHz

• Center frequency is linearly proportional to DC offset of VCO– DC offset = 0.315 : 7.4 – 7.9 GHz– DC offset = 0.49 : 8.0 – 8.5 GHz

Page 24: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

24Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Example: Impulse Generation

• Block Diagram

24

Page 25: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

25Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Example: Impulse Generation

• Impulse for CH2 and its spectrum

25

Page 26: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

26Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

26

Link Budget (AWGN)

26

Link Budget (AWGN)Parameters Unit

Symbol Rate [Rb] MHz 0.015 0.12 0.976 7.8Distance [d] m 5 5 5 5Bandwidth [BW] MHz 500 500 500 500Emission [E=dBm/MHz] dBm/MHz -59.4 -50.4 -41.3 -41.3Average TX Power [Pt_avg=E+10log(BW)] dBm -32.4 -23.4 -14.3 -14.3 Pulse-on duration [Tp] usec 0.016 0.016 0.016 0.016 Peak TX Power [Pt_peak = Pt_avg+10*log10(1/Rb*Tp)] dBm 3.8 3.8 3.8 -5.3 TX antenna gain [Gt] dBi 0.0 0.0 0.0 0.0 Center frequency [fc] GHz 7.5 7.5 7.5 7.5 Path loss d meter [L=20log(4pi*fc/c)+20log(d)] for AWGN and CM4 dB 63.9 63.9 63.9 63.9

RX antenna gain [Gr] dBi 0.0 0.0 0.0 0.0 RX power [Pr=Pt_avg+Gt+Gr-L] dBm -96.4 -87.3 -78.2 -78.2 Receiver AWGN noise floor [N=-174+10log(BW)] dBm -132.2 -123.2 -114.1 -105.1 RF noise figure [Nf] dB 6.0 6.0 6.0 6.0 Average noise power [Pn=N+Nf] dBm -126.2 -117.2 -108.1 -99.1 Minimum SNR per symbol [S] dB 11.5 11.5 11.5 13.0 Implementation loss [I] dB 3.0 3.0 3.0 3.0 Link Margin [LM=Pr-Pn-S-I] dB 15.4 15.4 15.4 4.8 Proposed Min. Rx Sensitivity Level [Pmin] dBm -111.7 -102.7 -93.6 -83.1

We have limited the Tx Power to reduce the power

Consumption. Actual Link margin for 10 kbps and 100 kbps can be higher

by 18 and 9 dB respectively

Page 27: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

27Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

27

Link Budget (CM3 Pathloss)

27

Link Budget (CM3 Pathloss)Parameters Unit

Symbol Rate [Rb] MHz 0.015 0.12 0.976 7.8Distance [d] m 3 3 3 3Bandwidth [BW] MHz 500 500 500 500Emission [E=dBm/MHz] dBm/MHz -59.4 -50.4 -41.3 -41.3Average TX Power [Pt_avg=E+10log(BW)] dBm -32.4 -23.4 -14.3 -14.3 Pulse-on duration [Tp] usec 0.016 0.016 0.016 0.016 Peak TX Power [Pt_peak = Pt_avg+10*log10(1/Rb*Tp)] dBm 3.8 3.8 3.8 -5.3 TX antenna gain [Gt] dBi 0.0 0.0 0.0 0.0 Path loss d meter [L=19.2*log10(d*1000)+3.38] for CM3 (section 8.2.7.A of channel model document)

dB 70.1 70.1 70.1 64.1(@1.

5m)

RX antenna gain [Gr] dBi 0.0 0.0 0.0 0.0 RX power [Pr=Pt_avg+Gt+Gr-L] dBm -102.6 -93.6 -84.5 -78.5 Receiver AWGN noise floor [N=-174+10log(BW)] dBm -132.2 -123.2 -114.1 -105.1 RF noise figure [Nf] dB 6.0 6.0 6.0 6.0 Average noise power [Pn=N+Nf] dBm -126.2 -117.2 -108.1 -99.1 Minimum SNR per symbol [S] dB 11.5 11.5 11.5 13.0 Implementation loss [I] dB 3.0 3.0 3.0 3.0 Link Margin [LM=Pr-Pn-S-I] dB 9.2 9.2 9.2 4.6 Proposed Min. Rx Sensitivity Level [Pmin] dBm -111.7 -102.7 -93.6 -83.1

We have limited the Tx Power to reduce the power

Consumption. Actual Link margin for 10 kbps and 100 kbps can be higher

by 18 and 9 dB respectively

Page 28: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

28Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Regulation: Band Plan

28

[GHz]

LowBand

HighBand

0 1 2 3 4Em

issi

on L

evel

[dB

m/M

Hz]

-41.3

• Low band and high band plan

3.1 GHz 7.25 G 8.5 GHz

Page 29: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

29Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Band Plan without DAA3.1G 10.6G

7.25G 10.25G

7.2G 10.2G

6G8.5G

US

Japan

Korea

Europe

Globally available spectrum

7.4G

8.00G

7.9G

8.5G

Page 30: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

30Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

5 SOP interfering environment

Desired transmitter

Undesired transmitter 4

Undesired transmitter 3

Undesired transmitter 2

Undesired transmitter 1

h

h1

h2

h3

h4

Receiver

Other piconets

AWGN

Page 31: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

31Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

SOP Performance

31

• PER performance– 1Mbps@ AWGN,CM3,CM4(body direction 1)

7 9 11 13 15 17 1910-3

10-2

10-1

100

SINR

PE

R

AWGNCM 3CM 4: body direction 1

Page 32: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

32Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Preamble Design

• 8 sequences found for up to 8 piconets using Kasami codes• Length 63 Kasami short sequences• On/Off Keying with Kasami codes

S1 = 1 1 1 1 1 1 0 1 0 1 0 1 1 0 0 1 1 0 1 1 1 0 1 1 0 1 0 0 1 0 0 1 1 1 0 0 0 1 0 1 1 1 1 0 0 1 0 1 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0S2 = 0 0 0 1 1 0 0 0 1 0 0 1 0 0 1 0 0 0 1 0 1 1 0 0 0 1 1 0 0 1 1 1 1 0 0 1 1 0 0 1 0 1 0 1 1 1 0 0 0 1 1 0 1 0 1 0 1 0 1 0 0 1 0S3 = 1 0 0 0 1 1 1 1 1 0 1 1 1 1 0 0 0 1 1 1 0 0 0 0 1 1 0 1 1 1 1 0 1 1 1 0 1 0 1 1 1 0 1 1 1 0 0 1 1 0 1 0 0 0 0 1 0 0 1 1 0 0 1S4 = 0 1 0 0 0 1 0 0 0 0 1 0 1 0 1 1 0 1 0 1 1 1 1 0 1 0 0 0 0 0 1 0 0 1 0 1 0 0 1 0 1 1 0 0 1 0 1 1 0 1 0 0 0 1 0 0 1 1 1 1 1 0 0S5 = 1 0 1 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 0 0 1 0 0 1 1 0 1 0 1 1 0 0 0 0 0 0 1 1 1 0 0 1 1 1 0 0 1 0 0 0 1 1 0 1 1 0 0 0 0 1 1 1 0S6 = 1 1 0 1 0 0 1 1 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 0 0 0 1 1 1 0 1 1 0 0 1 0 0 0 0 0 0 0 1 0 1 1 1 0 1 0 0 0 1 1 1 1 0 1 1 0 1 1 1S7 = 0 1 1 0 1 0 1 0 0 1 1 1 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 0 0 0 1 0 1 1 0 1 1 1 0 0 0 0 0 0 0 0 1 1 0 1 0 0 1 1 1 1 0 1 0 1 1S8 = 0 0 1 1 0 1 1 0 1 1 0 0 1 1 1 0 1 0 0 1 0 1 0 1 0 0 0 1 0 1 0 1 0 1 1 1 1 1 0 0 1 0 0 1 0 1 1 1 1 1 1 1 1 1 0 1 1 0 0 0 1 0 1

Page 33: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

33Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Preamble Design

[Legend] xyx – interfering piconety – current piconet

• Autocorrelation and crosscorrelationcharacteristics

Page 34: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

34Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Preamble Performance

• Mis-detection of the preamble for different SINR conditions.• Worst Case assumption- Preambles always overlapped • False alarm was observed to be around 1e-3

-10 -8 -6 -4 -2 0 210

-3

10-2

10-1

100

SINR in dB

Pro

babi

lity

of m

is-d

etec

tion

Probability of mis-detection during packet detect

AWGNCM4

Page 35: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

35Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Preamble Performance

• Mis-detection of the preamble for different SNR conditions at 0 dB SIR• Worst Case assumption- Preambles always overlapped in the period of 126

chips

RxTx

Tx1

Tx2

d

d

d

Page 36: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

36Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Power Efficiency

• Non-coherent receiver• Simple pulse design• Modulation without FEC• Short Kasami code based preamble

Page 37: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

37Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Interference to UWB

30.8 1.866.5 34.2 mMinimum distance

92.3 58.0 102.3 89.3 dBPathloss required

-103.0 -103.0 -103.0 -103.0 dBEffective operating noise floor

3.0 3.0 3.0 3.0 dBOperating margin

-2.0 -2.0 -2.0 -2.0 dBiRx antenna gain

10.0 10.0 10.0 10.0 dBRx noise figure

-114.0 -114.0 -114.0 -114.0 dBm/MHzRx thermal noise floor

-10.7 -45.0 -0.7 -13.7 dBm/MHzAverage emission PSD

20.0 -14.3 30.0 17.0 dBmoutput power

-2.0 -2.0 -2.0 -2.0 dBiTx antenna gain

65002010 MHzReference Bandwidth (@UWB)

500500500500 MHzBandwidth

5800787557753500 MHzFrequency

CordlessECMA 368802.11aWiMAXUnit

Worst Case, Always considered in-band interference

Page 38: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

38Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Interference from UWB

3.7 3.1 2.8 4.5 mMinimum distance

64.8 65.0 61.0 63.0 dBPathloss required

2.0 2.0 2.0 2.0 dBLine loss

-113.8 -114.0 -112.0 -114.0 dBm/MHzAllowed interference level in ref. bandwidth

-106.0 -87.0 -99.0 -104.0 dBAllowed interference level

-100.0 -81.0 -93.0 -98.0 dBmNoise floor

-2.0 -2.0 -4.0 -4.0 dBiRx antenna gain

6.0 6.0 8.0 6.0 dBRx noise figure

-174.0 -174.0 -174.0 -174.0 dBm/HzRx thermal noise density

-37.2 -18.0 -32.0 -35.0 dBmin-band effective output power

-2.0 -2.0 -2.0 -2.0 dBiantenna gain

-41.3 -41.3 -41.3 -41.3 dBm/MHzoutput power

1111 MHzReference Bandwidth (@UWB)

65002010 MHzBandwidth

5800787557753500 MHzFrequency

CordlessECMA 368802.11aWiMAXUnit

Worst Case, Always considered in-band interference

Page 39: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

39Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Conclusions

• Independent pulse shape architecture• Data rates scalable from 10 kbps to 10 Mbps • Low power and low complexity non-coherent

transceiver • Co-existence of 10 networks possible at 1Mbps• RS codes may be considered for FEC in

interference limited case

Page 40: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

40Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

Comparison Criteria

7.25 to 8.5 GHz

YesRegulatory

YesLink Budget

YesPER of 10 %

10 kbps to 10 Mbps

YesScalability

16 piconets can co-exist

YesCo-existence of 10 piconets

Below 25 mW for 1 Mbps

YesPower consumption

Around 150 m @ 10 kbps in

AWGN

YesRange

CommentsAddressedParameter

Page 41: 15-09-0322-01-0006 ETRI Samsung PHY Proposal Presentation · 2011-07-13 · 15-09-0322-01-0006 Scalable Data Rate • Mod-Type 0~2 – The number of chips for pulse-on duration is

41Submission

May, 2009 doc.: IEEE 802. 15-09-0322-01-0006

References

• TG6 Technical Requirements Document, https://mentor.ieee.org/802.15/dcn/08/15-08-0644-09-0006-tg6-technical-requirements-document.doc, IEEE, 2008

• 802.15-08-0780-05-0006-Channel model document of TG6• TG6 Channel model document, https://mentor.ieee.org/802.15/file/08/15-08-0780-09-0006-tg6-

channel-model.pdf, IEEE, 2008• Amal Ekbal, Jun Shi, Zhanfeng Jia, Jason Ellis, Channel model considerations for IEEE

802.15.6, https://mentor.ieee.org/802.15/dcn/08/15-08-0792-00-0006-channel-model-updates-for-802-15-6.ppt, IEEE 2008

• “15-09-0141-01-0006-preliminary-wban-proposal-using-ir-uwb-etri.pdf” Cheolhyo Lee1 et al.• “15-09-0171-04-0006-samsung-preliminary-phy-proposal.ppt”, Kiran Bynam et al• Sang-Min Han, Mi-Hyun Son, Yong-Hwan Kim, and Seong-Soo Lee, “Low-Rate Chaotic UWB

Transceiver System Based on IEEE 802.15.4a”, 36th European Microwave Conference, pp.1837-1840, Sep. 2006

• K. Lee, S. Kyeong, J. Kim, Y. Kim and H. Park, “The Chaotic On-off Keying with Guard Interval for Ultra-Wideband Communication”, IEEE VTS Asia Pacific Wireless Communications Symposium, Daejeon, Korea, August 2006

• Sang-Min Han, O. Popov and A.S. Dmitriev, “Flexible Chaotic UWB Communication System With Adjustable Channel Bandwidth in CMOS Technology”, IEEE Transactions on Microwave Theory and Techniques, Vol. 56, Issue 10, pp.2229-2236, Oct. 2008