Upload
others
View
0
Download
0
Embed Size (px)
Citation preview
1
1
A A
VISE (MS-6715)Intel Northwood & Prescott mPGA478B Processor
10/21/2002 Updated
System Chipset:
Expansion Slots:
Intel (R) Springdale (GMCH) + ICH5 Chipset
CPU:
On Board Chipset:
PCI2.3 SLOT * 3
BIOS -- FWH EEPROMAC'97 Codec -- AD1981BLPC Super I/O -- LPC47B387
Intel Springdale - GMCH (North Bridge)
Intel Northwood/Prescott - 3.0G & Above
LAN -- CSR Interface
Version 0C
Intel ICH5 (South Bridge)
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
Main Memory:DDR2700 * 4 (Max 4GB)
Intersil PWM:
System : FAN5236
Controller: HIP6556B
Regulators
Driver: HIP6602B * 2
AGP4X/8X SLOT * 1
ATA33/66/100 IDE & Video Connectors
PCI Slots 1 & 2 & 3
23
1
Intel Springdale - AGP & LDT Signals
28
AC97 Audio - AD1981B
14
Intel ICH5 - Other Signals
15
Revision History 1 - 3
22
Cover Sheet
6
Intel ICH5 - PCI & IDE & AC97 Signals
10
11
Clock - ICS ICS952606 & FWH & Manual
8
GPIO
21
VRM 10 - Intersil HIP 6556B + HIP 6602B
Intel Springdale - Memory Signals
USB & LAN Connectors
18
ATX & Front Panel
16
DDR System Memory 3 & 4
Intel mPGA478B CPU - Signals
Block Diagram
19
26
AGP & MEMORY & USB Regulator Controller
27
25
DDR System Memory 1 & 2
20
3 - 5
12
Intel mPGA478B CPU - Power
Broadcom BCM5702
Intel Springdale - Host Signals
24
17
13
H/W Monitor & FAN
2
7
VCC_DAC & VTT Regulator & VR Thermal
LPC I/O - LPC47B387
9
AGP 4X/8X Slot & PCI Riser Card
29
PULL UP/ DOWN RESISTORS
CLOCK -- ICS952606 / CY28405H/W Monitoring -- ADM1027
VISE (MS-6715) 0C
COVER SHEET
MICRO-STAR INt'L CO., LTD.
1 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
1
1
A A
Block DiagramIntel mPAG478B Processor
Springdale
ICH5
VRM 10
4 DDR
Modules
AGP 1.5VConnector
VideoOut
IDE Primary
IDE Secondary
AD1981BAC'97 Codec
LPC SIO
Keyboard
Mouse
Floopy Parallel Serial
PCI S
lot 1
UltraDMA33/66/100/133
USB
AC'97 Link
HCT
Link
PCI CNTRL
PCI ADDR/DATA
LPC
Bus
USB Port 4
USB Port 3
USB Port 2
USB Port 1
PCI S
lot 2
PCI S
lot 3
DIMM
64bit DDR
4X/8X w/Fast Write
USB Port 0
USB Port 5
PCI
Flash
FSB
Analog
SMSCLPC47B387
Intersil 65564-Phase PWM
GIGA LAN
BCM5702
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
USB Port 6
USB Port 7
133/[email protected]/4.5GB/s
133/[email protected]/2.7GB/s
66MHz@266MB/s
33MHz@133MB/s
44.44MHz(W)/50MHz(R)@88.9/100MB/s
33MH
B/s
240MHz@60MB/s
33MHz@133MB/s
VISE (MS-6715) 0C
BLOCK DIAGRAM
MICRO-STAR INt'L CO., LTD.
2 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Revision Initial ver: 0AE0 on 07/31/2002
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
Schematic Initial on July 31.
(3) Add lan magnetic circuit.(4) Modify Lan connector.
(1) Modify 5v USB power supplier.Sheet 25: Modify some block for customer request, detail list on below:
(2) Modify 5V main power circuit.
Sheet 1: Modify some txts.Sheet 2: Modify some txts.
Sheet 26: Modify some block for customer request, detail list on below:(1) Modify 3V standby power supplier.(2) Change VTT_DDR to LP2995.
Sheet 16: Move Lan connector to page 26.
(4) Add GMCH VTT reference voltage circuit.(3) Modify GMCH VTT voltage supplier.
(5) Add 1.5V standby voltage.
Sheet 8: Change VTT_FSB to capacitors termination on pin A15 and A21.
Sheet 27: Change some bulk caps from 2200uF to 560uF.
Sheet 13: Modify some block for customer request, detail list on below:
(3) Add strapping resistors.
(1) Modify clock generator library.(2) Change PCI clock label.
Sheet 20: Change PCI clock label.Sheet 22: Modify some block for customer request, detail list on below:
(1) Delete 2 ports USB, and one USB power.(2) Removed LAN connector to here.
Sheet 24: Modify some block for customer request, detail list on below:(1) Change from GP14 to NC on pin 10 of F_P1.(2) Change from NC to CHASIS_ID2 on pin 15 of F_P1.(3) Change from GP15 to CHASIS_ID0 on pin 17 of F_P1.(4) Change from GND to CHASIS_ID1 on pin 18 of F_P1.
Sheet 12: Modify some block for customer request, detail list on below:
(3) Delete USB6+, USB6-, USB7+, and USB7-.
(1) Delete GP14 and GP15 on pin U21 and pin T20 on ICH5.(2) Add CHASIS_ID2 on pin V3 on ICH5.
(4) Change FRONT_USB_DET# from pin C13 to pin D13 on ICH5.
(5) Pull VCC3_SB to pin C13 on ICH5.
Sheet 17: Delete some caps on VCC_DDR.Sheet 18: Delete some caps on VCC_DDR.Sheet 19: Delete some AGP termination resistors.
Sheet 27: Modify some block for customer request, detail list on below:(1) Change R473 from 1Kohm to NC.(2) Change R475 from 0 ohm to NC.(3) Change some bulk caps from 2200uF to 560uF.
Sheet 28: Delete R89,R90,R91, and R92.
Sheet 13: Modify clock generator library.
Sheet 17: Exchange pin 103 and pin 167 on DIMM1 and DIMM2.Sheet 18: Exchange pin 103 and pin 167 on DIMM3 and DIMM4.Sheet 21: Modify some block for customer request, detail list on below:
(1) Add 33 ohm series resistors on Data 15:0 on Primary IDE.(2) Add 33 ohm series resistors on Data 15:0 on Secondary IDE.
Sheet 14: Modify some block for customer request, detail list on below:(1) Change SERIAL PORT 2 connector to 10 pin center-keyed shrouded header.(2) Add TI GD75232.(3) Change label PS_ON to PS_ON#.
Sheet 15: Modify some block for customer request, detail list on below:(1) Delete Q7,Q8,Q10,Q11,Q12,Q34.(2) Modify this page same as reference schematic.
(3) Delete U12, NC7WZ08.Sheet 24: Modify some block for customer request, detail list on below:
(1) Delete Q31, R376, R377,and R378.
(3) Delete U12, NC7WZ08.(2) Change label PS_ON to PS_ON#.
Sheet 25: Change Q25 from 2N3904 to 2N7002.
(1) Add 2pins header to pin T20.
(1) Add two 75 ohm divide resistors in DDR_VREF.
Sheet 20: Modify some block for customer request, detail list on below:(1) Add 2pins header for support Prochot latch.
(2) Change pin D14 and C14 to OC#2 signal.(3) Change label OC#2 to OC#3.
(2) Add some divide resistors to CI_VREF and CI_SWING signals.
(1) Add two 75 ohm divide resistors in DDR_VREF.
(4) Change label OC#3 to OC#7.
(1) Change label OC#3 to OC#7.Sheet 28: Modify some block for customer request, detail list on below:
(3) Change R219 and R209 from 4.7Kohm to 100ohm.
Sheet 15: Modify some block for customer request, detail list on below:
(2) Change R199 from 10ohm to 47ohm and add 47pF cap.(1) Add 47ohm resistor to AC_SDIN0.
(4) Change R202, R203, R207, R208 from 6.8Kohm to 4.7Kohm.(5) Add divide 1Kohm pull down resistor to OUT_R and OUT_L signals.(6) Delete C71.
(5) Add label CI_VREF and CI_SWING to pin AF4 and AF2.
Sheet 6: Modify some block for customer request, detail list on below:
(2) Delete OPTIMZ label.(1) All TESTHI pull up resistors change from 51ohm to 62ohm.
Sheet 7: Modify some block for customer request, detail list on below:
(2) Change L1 and L2 from 4.7uH to 10uH.(1) Delete EC1 and EC2.
Sheet 10: Modify some block for customer request, detail list on below:
(1) Change CT41-CT44 from 2200uF to 560uF.Sheet 27: Modify some block for customer request, detail list on below:
(1) Change R380 from 330ohm to 68ohm.
(3) Change R320 and R319 from 51Kohm to 560Kohm.
(1) Add one usb power circuit to seperate port 0,1 and 2,3.
(4) Change C134 from 470pF to 1000pF.Sheet 24: Modify some block for customer request, detail list on below:
(2) Change R315 and R313 from 21Kohm to 470Kohm.
Sheet 22: Modify some block for customer request, detail list on below:
(1) Separate from VCCA_FSB and add 0.1uF cap to GND on pin A31.(2) Change C225 from 0.22uF to 0.47uF.
Sheet 8: Modify some block for customer request, detail list on below:
(6) Delete R65 on pin AG10.Sheet 11: Modify some block for customer request, detail list on below:
(1) Add 0.1uF cap to pin F19.(2) Add 0.1uF cap to pin Y5, AA4 and AB4.(3) Add 0.1uF cap to pin F7 and F8.
Sheet 12: Modify some block for customer request, detail list on below:(1) Change R102 from 0ohm to 10Kohm.
(1) Change R154 and R152 from 300ohm to 330ohm.Sheet 13: Modify some block for customer request, detail list on below:
(1) Change R151 from 2Kohm to 2.2Kohm.
Sheet 17: Modify some block for customer request, detail list on below:
Sheet 18: Modify some block for customer request, detail list on below:
(2) Change 110ohm to 56ohm on Rterm array resistors.
(2) Change 110ohm to 56ohm on Rterm array resistors.
(3) Add two divide 75ohm resistors pin 1.
(3) Add two divide 75ohm resistors pin 1.
Sheet 21: Modify some block for customer request, detail list on below:(1) Change R299 and R295 from 4.7Kohm to 8.2Kohm.
(3) Change R1 from 100ohm to 200ohm and add a 200ohm resistor pull to VTT voltage.(4) Delete R14. and ITP_VCC direct connect to Vccp.(5) Change BPM# from 51ohm to 62ohm.(6) Change R30 from 220ohm to 200ohm.(7) Add two 0ohm resistors to support ITP or USB_ITP port.(6) Change R17 from 27ohm to 47ohm.
(1) Add Northwood FB network and Prescott FB network to VRM controlled by BOOT.
(1) Add 300 ohm resistor from BOOT to VCC_VID and change R423 to 10Kohms.
Sheet 27: Modify some block for customer request, detail list on below:
Sheet 25: Modify some block for customer request, detail list on below:
(2) Change 110ohm to 56ohm on Rterm array resistors.
(2) Change R411 and R415 to 3V_SW_CTRL# signal.
(3) Change R460,R464,R467,and R470 from 2.83Kohm to 3.3Kohm.Sheet 28: Add teo 10Kohm pull down resistors to RSMRST# and ICH_GD signals.
Sheet 17: Change all component from 0603 to 0402.Sheet 18: Change all component from 0603 to 0402.
(1) Change R495 from ICHPCLK to LANPCLK signal.Sheet 13: Modify some block for customer request, detail list on below:
(2) Change R496 from FWHPCLK to PCICLK0 signal.(3) Change R497 from LANPCLK to PCICLK1 signal.
Sheet 16: Delete CB89,CB90,CB88,CB114, CB117, and CB118.
Sheet 9: Change VCC_DDR to capacitors termination on pinE35,E35,AA35,AR21 and AR15.
Revision change list from ver: 0AE0 to ver: 0AE1 on 08/01/2002
Revision change list from ver: 0AE1 to ver: 0AE2 on 08/09/2002
Revision change list from ver: 0AE2 to ver: 0AE3 on 08/13/2002
Revision change list from ver: 0AE3 to ver: 0AE4 on 8/14/2002
Revision change list from ver: 0AE4 to ver: 0AE5 on 08/16/2002
Revision change list from ver: 0AE4 to ver: 0AE5 on 08/16/2002
Revision change list from ver: 0AE5 to ver: 0AE6 on 08/19/2002
Revision change list from ver: 0AE6 to ver: 0AE7 on 08/20/2002
VISE (MS-6715) 0C
REVISION HISTORY - 1
MICRO-STAR INt'L CO., LTD.
3 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
Sheet 7: Change some caps of north side to not install.
Sheet 18: Change all component from 0603 to 0402.
(1) Remove R143 and R142. Connect FWH RST# signal directly to PCIRST#.Sheet 13: Modify some block for customer request, detail list on below:
(2) Delete R154,Q5,Q3, and R151.(3) Change R152 from 330 ohm to 8.2K ohm.
Sheet 24: Add Security header.
(1) Add LPC_DRQ#1 label on pin R2 on ICH5.Sheet 12: Modify some block for customer request, detail list on below:
(2) Change pin Y12 from INTRUDER# to HOOD_SENSE#.
(4) Add one resistor to SEC_PCLK signal and share with SIO_PCLK.(5) Delete INIT# BLOCK.
(1) Change pin 44 to BRD_V1.Sheet 14: Modify some block for customer request, detail list on below:
(2) Change pin 45 to MB_ADPT_DET#.(3) Change pin 47 to SEC_TPM_PRES.(4) Change pin 49 to MB_ADPT_DET#.(5) Change pin 54 to FDD_2M.(6) Add pin 104 to 5V_IN.
(1) Change TAP resistors from 4.7Kohm to 2.2Kohm.(2) Add a 2.2Kohm pull down resistor to PCIRST#1.
Sheet 20: Modify some block for customer request, detail list on below:
Sheet 25: Change VCC5 & VCC3 Discharge Residual Voltage same as reference schematic.
Sheet 27: Change R456,R466,R479, and R489 from 1 ohm/1206 to 4.7ohm/0805.Sheet 23: Delete CB284 and R324.
(1) Delete CT17.Sheet 20: Modify some block for customer request, detail list on below:
(2) Change CT16 from intall to not install.
Sheet 16: Support BCM4401.Revision change list from ver: 0AE8 to ver: 0AE9 on 08/23/2002
Revision change list from ver: 0AE7 to ver: 0AE8 on 08/21/2002
Sheet 16: Change Label from VCC3_SB to 3VSB.
Sheet 14: Modify some block for customer request, detail list on below:
Sheet 11: Change Label from VCC3_SB to 3VSB.Revision change list from ver: 0AE9 to ver: 0AEA on 08/26/2002
Sheet 21: Change Label from VCC3_SB to 3VSB.Sheet 22: Change Label from VCC3_SB to 3VSB.
Sheet 24: Change Label from VCC3_SB to 3VSB.
(1) Change Label from VCC3_SB to 3VSB.
Sheet 26: Change Label from VCC3_SB to 3VSB.Sheet 25: Change Label from VCC3_SB to 3VSB.
Sheet 27: Change Label from VCC3_SB to 3VSB.Sheet 28: Change Label from VCC3_SB to 3VSB.
Revision change list from ver: 0AE9 to ver: 0AEA on 08/26/2002
(1) Change Label from PCIRST# to PCIRST_ICH5#.Sheet 13: Modify some block for customer request, detail list on below:
(2) Change all pull high resistors of clock generator from VCC3V to VCC3.
(2) Change pin 45 to GP25 and add a 4.7Kohm resistor to VCC3 on GP25.(3) Add a label SYSMAG_INT on pin 61.
(5) Change pin 49 to SEC_TPM_PRES.(4) Change pin 44 to MB_ADPT_DET#.
Sheet 15: Modify some block for customer request, detail list on below:(1) Delete R514, R515, C81, C86, C88, C89.
(3) Change C82 & C84 to 4.7uF.(2) Change R211 & R216 to 0 ohm.
(5) Add 0.22uF and 4.12K in series to pin1 of Front Audio Header.(4) Change R209 & R219 to 4.7K.
(6) Add label bias circuit to pin 3 of Front Audio Header.(7) Add X_330 ohm from OUT_L to junction of C218 & R504.
(2) Change Fan circuit.(1) Change H/W monitoring circuit.
Sheet 23: Modify some block for customer request, detail list on below:
Revision change list from ver: 0AEA to ver: 0AEB on 09/03/2002
(2) Add pullup resistor from BSEL0 to VCC3.(1) Change R135 & R139 from 1K to 10K.
Sheet 13: Modify some block for customer request, detail list on below:
(3) Add pullup resistor from BSEL1 to VCC3.
(1) Change Q40 & Q41 to Depletion Mode JFETs.Sheet 25: Modify some block for customer request, detail list on below:
(2) Connect R400 to -12V.(3) Change R399 to a 39 ohm RNET and connect in parallel to VCC5.(4) Change R405 to a 39 ohm RNET and connect in parallel to VCC3.(5) Move R417 from Drain of Q51 to Source.(6) Change R417 from 150 to 866 ohms.(7) Change R425 from 150 to 634ohms.(8) Change R426 from 150 to 499 ohms.
Sheet 6: Change CPU Symbol - pin F6=GTLREF3, pin F20=GTLREF2, pinAA6=GTLREF1, pin AA21=GTLREF0.
(1) Disconnect U28 pin E34 (GMCH) directly to VREF.Sheet 9: Modify some block for customer request, detail list on below:
(2) Add a 2.2uF cap to this pin E34.
Sheet 28: Change R46 & R50 to 150 ohms 1%.
Sheet 21: Change FB16, FB18 & FB20 to be the same as FB17, FB19 & FB21.
Revision change list from ver: 0AEB to ver: 0AEC on 09/09/2002
Sheet 8: Change R41 from 24.9ohm to 20ohm.
Sheet 21: Change all arrary resistors from 0603 to 0402 on all IDE.
Sheet 7: Delete 0.1uF caps on CPU side.
(1) Disconnect U2 pin AR31 (GMCH).Sheet 9: Modify some block for customer request, detail list on below:
(2) Disconnect U2 pin AL35 (GMCH) and add single cap to it.Sheet 17: Delete decoupling caps between VCC_DDR and VTT_DDR.Sheet 18: Delete decoupling caps between VCC_DDR and VTT_DDR.
Sheet 22: Add secondary transformer to support 10M and 100M NIC.
Revision change list from ver: 0AEC to ver: 0AED on 09/12/2002
Sheet 7: Change R36 from 1Kohm to 2.43Kohm.Sheet 11: Add RN91 to support VCCSUS1_5A,B,C voltage for ICH5.
Sheet 6: Modify some block for customer request, detail list on below:(1) Disconnect CPU1 pin AC3, IERR# signal.(2) Add a pull down resistor to CPU1 pin AE26, OPTIMIZ signal, and not install.
(4) Change R102 to 390Kohm, not install ,and a resistor to GND.(3) Change net GPI7 to PROC_HOT#.(2) Add net FAN_CMD to pin U20.(1) Change net GPI12 to PS_DETECT.
(5) Delete net RTC_XI.
Sheet 12: Modify some block for customer request, detail list on below:
Sheet 28: Modify some block for customer request, detail list on below:
(2) Change net GPI12 to PS_DETECT.(1) Delete R35, IERR#.
(3) Change net GPI7 to PROC_HOT#.
Revision change list from ver: 0AEC to ver: 0AED on 09/12/2002
(2) Delete R551, and change net 5V_IN to COMM_B_DET#.(1) Change net TRMTRIP# to SIO_TRMTRIP#.
Sheet 14: Modify some block for customer request, detail list on below:
Sheet 14: Modify some block for customer request, detail list on below:(1) Swap net BRD_V1 and FAN_CLAMP.(2) Delete R551, and change net 5V_IN to COMM_B_DET#.
Sheet 15: Modify some block for customer request, detail list on below:
(5) Change R501 and R555 to 130ohm.
(2) Add a 270pF cap to GND and AGND, not install.(1) Change R196 to 3.3Kohm.
(4) Add a 1uF caps to MONO_R and MONO_R_R.(3) Add a 1uF caps to MONO_L and MONO_L_R.
(6) Change C218 from 4700pF to 0.01uF.Sheet 17: Change net DDR_VREF to DDR_VREF1.Sheet 18: Change net DDR_VREF to DDR_VREF2, and add two resistors.
(4) Add Thermtrip Translation Block.
Sheet 24: Add PROCHOT# LED.Sheet 25: Modify some block for customer request, detail list on below:
(2) Change C166 to 0.01uF.(1) Delete R394 and R401.
(3) Change Q38 pin 5 and pin 6 to VCC5_STR.(4) Change Q39 pin 5 and pin 6 to VCC3.
(6) Change Q39 pin 3 to PHASE_1V5.(5) Change Q38 pin 3 to PHASE_2V5.
(7) Change DZ5 to VCC5.(8) Change U15 pin 15 and 16 to VCC5_STR.
Sheet 26: Modify some block for customer request, detail list on below:(1) Add VR THERMAL BLOCK.(2) Add ICH5 VCCSUS1_5A, B, and C voltage regulatot to support this version failchipset.
Sheet 23: Modify some block for customer request, detail list on below:
(2) Change U13 pin 22 from VCC_DDR to No Connect.(1) Modify H/W monitoring and FAN controller.
(5) Change RN3 pin 2 to No Connect.(6) Delete C36, C37, and R100.(7) Delete net RTC_XI.
Revision change list from ver: 0AED to ver: 0AEE on 09/18/2002Sheet 11: Change U3 pin A5 from PREQ#A to BRD_ID1. Delete R72.
(3) Change U3 pin T1 from BRD_ID0 to NIC_ENABLE#.(2) Change U3 pin U22 from RISER#2 to No Connect.
Sheet 12: Modify some block for customer request, detail list on below:(1) Change U3 pin G23 from BRD_ID1 to SATALED#.
(5) Change U3 pin F21 from CH_FAN_OVRD to BRD_ID0.(4) Change U3 pin V2 from SIO_PME# to PCI_PME#.
(1) Change U6 pin 29 from COMM_B_DET# to DDRC and add pull up to VCC3.Sheet 14: Modify some block for customer request, detail list on below:
(2) Change R191 from 3VSB to VCC3.
Sheet 13: Change R625 and R626 to 1Kohm.
VISE (MS-6715) 0C
REVISION HISTORY - 2
MICRO-STAR INt'L CO., LTD.
4 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
Revision change list from ver: 0AED to ver: 0AEE on 09/18/2002
(3) Change U6 pin 8 from PLED to SUSLED.(4) Change U6 pin 13 from SUSLED to PLED.(5) Change U6 pin 14 from SIO_PME# to RI#.(6) Change U5 & U22 from 75232 to TI75185.
Sheet 19: Change U11 pin 55 from RISER#2 to No Connect. Delete R148.
Sheet 26: Add U35 for support sata led on front panel.
Sheet 22: Delete U32.
Sheet 25: Change Q51 and Q53 to FDV301N.Sheet 23: Change CT53 and CT54 to 25V part.
Sheet 28: Modify some block for customer request, detail list on below:(1) Add R36 62 ohms from TRMTRIP# to VCCP.(2) Change R80 from TRMTRIP# to ICH_TRMTRIP#.
Sheet 21: Modify some block for customer request, detail list on below:
(2) Add 1K pull up from IDEB_RST# to VCC5.(1) Add 1K pull up from IDEA_RST# to VCC5.
Sheet 14: Modify some block for customer request, detail list on below:
Revision change list from ver: 0AEE to ver: 0AEF on 09/22/2002
(1) Change KBGND to GND on COM2.(2) Delete FB3.(3) Change U6 pin 14 from SIO_PME# to RI#.(4) Change U5 & U22 from 75232 to TI75185.
Sheet 19: Change U11 pin 55 from RISER#2 to No Connect. Delete R148.
Sheet 14: Modify some block for customer request, detail list on below:
Revision change list from ver: 0AEF to ver: 0AE10 on 09/27/2002
Sheet 22: Change NIC_IDESEL to NIC_IDSEL.
Sheet 20: Modify some block for customer request, detail list on below:
(2) Change PCI1 pin B18 from PREQ#0 to PREQ#5.(1) Change PCI1 pin A17 from PGNT#0 to PGNT#5.
Sheet 16: Modify some block for customer request, detail list on below:(1) Change U9 pin H2 from PIRQ#H to PIRQ#E.(2) Change U9 pin C3 from PGNT#5 to PGNT#0.
(1) Change AGP1 pin A6 from PIRQ#A to PIRQ#C.(2) Change AGP1 pin B6 from PIRQ#B to PIRQ#D.(3) Change U11 pin 5 from PIRQ#A to PIRQ#F.(4) Change U11 pin 66 from PIRQ#B to PIRQ#G.
Sheet 19: Modify some block for customer request, detail list on below:
(6) Change U11 pin 67 from PIRQ#D to PIRQ#C.(5) Change U11 pin 6 from PIRQ#C to PIRQ#A.
(3) Change U9 pin J3 from PREQ#5 to PREQ#0.
Sheet 27: Change CT35 to not install.
(1) Change EC32,46,5,30,15,23,49,45,25,and EC37 to not install.Sheet 7: Modify some block for customer request, detail list on below:
(2) Change EC 8,42,21,43,38,28,29,36,17,16,39, and EC35 to not install.
Revision change list from ver: 0AE10 to ver: 0AE11 on 09/30/2002
Sheet 28: Add SMBBUS isolation block.
Sheet 16: Modify some block for customer request, detail list on below:(1) U9 pin P9 should connect to U31 pin 4.(2) U9 pin N9 should connect to U31 pin 3.
(4) U31 pin 2 should connect to U9 pin M10 (EE_CLK).(3) U31 pin 1 should connect to U9 pin P10 (EE_DATA).
Revision change list from ver: 0AE11 to ver: 0AE12 on 10/01/2002Sheet 13: Modify some block for customer request, detail list on below:
(1) Change SMBCLK to SMB_CLK.(2) Change SMBDATA to SMB_DATA.
(2) Change SMBDATA to SMB_DATA.
Sheet 17: Modify some block for customer request, detail list on below:(1) Change SMBCLK to SMB_CLK.
(2) Change SMBDATA to SMB_DATA.
Sheet 18: Modify some block for customer request, detail list on below:(1) Change SMBCLK to SMB_CLK.
(2) Change SMBDATA to SMB_DATA.
Sheet 23: Modify some block for customer request, detail list on below:(1) Change SMBCLK to SMB_CLK.
Sheet 20: Add some caps on VCC3 and VCC5.Sheet 19: Add some caps between VCC3 and VCC5.
Revision change list from ver: 0AE12 to ver: 0BE0 on 10/16/2002
Sheet 12: Modify some block for customer request, detail list on below:(1) Add RSMRST# pull high resistor.(2) Add PWRBTN# pull high resistor.
(2) Change RPE to PE.
Sheet 14: Modify some block for customer request, detail list on below:(1) Change RSLCT to SLCT.
(2) Delete DZ3.
Sheet 16: Modify some block for customer request, detail list on below:(1) Add two resistors to VDD_PCI voltage.
(2) Change VCC5_STR circuit.
Sheet 25: Modify some block for customer request, detail list on below:(1) Change FAN5236 circuit.
Sheet 17: Add some caps on VCC_DDR voltage.
Sheet 8: Change U28 to install and R526 to not install.Sheet 10: Add pin D10 to GND.Sheet 11: Change RN91 to not install.
(3) Change R628 to R102 to install.Sheet 13: Add ICH66 pull down resistor.
Sheet 18: Add some caps on VTT_DDR voltage.Sheet 22: Change LAN connector to popular 8pins.
(3) Change Q50 to TO-252.(4) Change VTT circuit some components to not install.
Sheet 26: Move 1_5VSB voltage.Sheet 28: Change Q95 to 2N3906.
Revision change list from ver: 0BE0 to ver: 0BE1 on 10/18/2002Sheet 13: Change pull high strapping to pull down.Sheet 15: Change some component to fix audio solution.Sheet 27: Change some components to fix VRM solution.Sheet 30: Add two mini jumpers to support front panel.
VISE (MS-6715) 0C
REVISION HISTORY - 3
MICRO-STAR INt'L CO., LTD.
5 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
CPU SIGNAL BLOCK
VISE (MS-6715) 0C
Intel mPGA478B - Signals
MICRO-STAR INt'L CO., LTD.
6 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
HRS#2
HD
#20
HD
#47
HD#55
COMP1
HD
#1
HA
#18
BPM#4
HD
#0
HD
#4
HD
#6
HD
#30
HD
#42
HD
#52
HA
#31
TESTHI2
HREQ#0
BPM#2
VID
4
HD
#18
HD
#26
HD
#40
HD
#44
HD
#53
HD#54
HA
#9
HA
#17
HA
#20
HA
#22
HREQ#2HREQ#3
VID
2
HD
#15
HD
#16
HD
#50
HD#56
HD#58
HA
#5
HA
#8COMP0
BPM#3
HD
#19
HD
#34
HA
#6
HDBI#2
TESTHI9
HREQ#4
HD
#31
HD
#49
HD#63
VID
3
HD
#2
HD
#13
HD
#29
HD
#38
HD
#45
HA
#10
HA
#14
HDBI#0
HD
#7
HD
#23
HD
#33
HD
#37
HA
#7
HA
#12
HA
#23
HA
#25
HD
#9H
D#1
0
HA
#4
HDBI#1
HREQ#1
HD
#8
HD
#35
HD
#41
HD#59
HA
#16
HA
#24
HRS#0
HD
#12
HD
#14
HD
#27
HD
#48
HA
#19
HA
#26
HA
#28
HRS#1
GTLREF
VID
1
HD
#21
HD
#22
HA
#15
HD
#3
HD
#46
HD
#51
HD#61
HA
#13
HA
#30
VID
5
HDBI#3
BPM#5
HD
#11
HD#57
HD#62
HA
#21
TESTHI11TESTHI10
BPM#0BPM#1
HD
#17
HD
#25
HD
#36
HA
#11
HA
#27
TESTHI12
TESTHI8
VID
0
HD
#5
HD
#24
HD
#28
HD
#32
HD
#39
HD
#43
HD#60
HA
#3
HA
#29
TESTHI1TESTHI0
OPTIMIZ
VCCP
R15 61.9RSTR13 61.9RST
C1 220p_X7R{VOLTAGE}
R9 62
R10 62
R7 62
R3 62
R6 62R5 62R4 62
R624 62
R627 X_0
CPU1A
NORTH/PRESCRITICAL
AB
1Y
1W
2V
3U
4T5 W
1R
6V
2T4 U
3P
6U
1T2 R
3P
4P
3R
2T1 N
5N
4N
2M
1N
1M
4M
3L2 M
6L3 K
1L6 K
4K
2
AE
25
A5
A4
AD
26A
C26
AA24AA22AA25
Y21Y24Y23
W25Y26
W26V24
V22
U21
V25
U23
U24
U26
T23
T22
T25
T26
R24
R25
P24
R21
N25
N26
M26
N23
M24
P21
N22
M23
H25
K23
J24
L22
M21
H24
G26
L21
D26
F26
E25
F24
F23
G23
E24
H22
D25
J21
D23
C26
H21
G22
B25
C24
C23
B24
D22
C21
A25
A23
B22
B21
AE
1A
E2
AE
3A
E4
AE
5
AA21AA6F20F6
AB4AA5Y6AC4AB5AC6
H3J3J4K5J1
U6AB22AA20AC23AC24AC20AC21AA2AD24
AF23AF22
F4G5F1
V5AC1H6
P1L24
L25K26K25J26
R5L5W23P23J23F21W22R22K22E22
E5D1
W4Y3
E21G25P26V21
AC3V6B6Y4
AA3W5
AB2
H5H2J6
G1G4G2F3E3D2E2
D4
C1D5
E6
B3C4A2
C3
F7
B2B5C6
AB26
A22
AB23
AB25
A6AD25
A7
AD
2
AE21AF24AF25
AD6AD5
AF26
AD
3
AD1AE26
A35
#A
34#
A33
#A
32#
A31
#A
30#
A29
#A
28#
A27
#A
26#
A25
#A
24#
A23
#A
22#
A21
#A
20#
A19
#A
18#
A17
#A
16#
A15
#A
14#
A13
#A
12#
A11
#A
10#
A9#
A8#
A7#
A6#
A5#
A4#
A3#
DB
R#
VC
C_S
EN
SE
VS
S_S
EN
SE
ITP
_CLK
1IT
P_C
LK0
D63#D62#D61#D60#D59#D58#D57#D56#D55#D54#
D53
#D
52#
D51
#D
50#
D49
#D
48#
D47
#D
46#
D45
#D
44#
D43
#D
42#
D41
#D
40#
D39
#D
38#
D37
#D
36#
D35
#D
34#
D33
#D
32#
D31
#D
30#
D29
#D
28#
D27
#D
26#
D25
#D
24#
D23
#D
22#
D21
#D
20#
D19
#D
18#
D17
#D
16#
D15
#D
14#
D13
#D
12#
D11
#D
10#
D9#
D8#
D7#
D6#
D5#
D4#
D3#
D2#
D1#
D0#
VID
4#V
ID3#
VID
2#V
ID1#
VID
0#
GTLREF0GTLREF1GTLREF2GTLREF3
BPM5#BPM4#BPM3#BPM2#BPM1#BPM0#
REQ4#REQ3#REQ2#REQ1#REQ0#
TESTHI8TESTHI7TESTHI6TESTHI5TESTHI4TESTHI3TESTHI2TESTHI1TESTHI0
BCLK1#BCLK0#
RS2#RS1#RS0#
AP1#AP0#BR0#
COMP1COMP0
DP3#DP2#DP1#DP0#
ADSTB1#ADSTB0#DSTBP3#DSTBP2#DSTBP1#DSTBP0#DSTBN3#DSTBN2#DSTBN1#DSTBN0#
LINT1/NMILINT0/INTR
TESTHI9TESTHI10
DBI0#DBI1#DBI2#DBI3#
IERR#MCERR#FERR#STPCLK#BINIT#INIT#RSP#
DBSY#DRDY#TRDY#
ADS#LOCK#BNR#HIT#HITM#BPRI#DEFER#
TCK
TDITDO
TRST#
THERMDATHERMDCTHERMTRIP#
PROCHOT#
TMS
IGNNE#SMI#A20M#SLP#
RESERVED0
PWRGOOD
RESET#
TESTHI11TESTHI12
RESERVED1
VID
PW
RG
D
RESERVED2RESERVED3RESERVED4
BSEL0BSEL1
GND/SKTOCC#
VID
5#
BOOTSELECTOPTIMIZED/COMPAT#
HBR#0 (8,28)
HDSTBN#3 (8)
CPU_CLK# (13)CPU_CLK (13)
HRS#[0..2] (8)
VID_GD (7)
HDSTBN#1 (8)
INTR (12)
HDSTBP#3 (8)
HDSTBP#1 (8)
NMI (12)
HDSTBP#0 (8)
HDSTBN#2 (8)
HADSTB#0 (8)HADSTB#1 (8)
HREQ#[0..4] (8)
HDSTBP#2 (8)
VCC_SENSE (27)VSS_SENSE (27)
HDSTBN#0 (8)
HA#[3..31](8)
BSEL0(8,13)
HIT#(8)HITM#(8)
HD#[0..63](8)
HDEFER#(8)
THERMDP#(23)
CPU_GD(12,28)
HBPRI#(8)
THERMDN#(23)
CPURST#(8,28)
FERR#(12)
HADS#(8)
BSEL1(8,13)
HDBSY#(8)
HBNR#(8)
STPCLK#(12)
HINIT#(12)
HTRDY#(8)
HLOCK#(8)
A20M#(12)
HDRDY#(8)
SKTOCC#(14)TRMTRIP#(23,28)
PROCHOT#(8,23,24)
SMI#(12)
SLP#(12)
IGNNE#(12)
HDBI#[0..3](8)
VID[0..5] (23,27)
ITP_TDI(28)
ITP_TMS(28)ITP_TRST#(28)
ITP_TCK(28)
ITP_TDO(28)
GTLREF (8,28)
BPM#5 (28)BPM#4 (28)BPM#3 (28)BPM#2 (28)BPM#1 (28)BPM#0 (28)
ITP_DBR# (28)
BOOT(25,27)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CPU VOLTAGE BLOCK
CPU DECOUPLING CAPACITORS
H/W Project Leader : Andy ChenMSIH/W Project Engineer : Prudence Wang
1.2V 150mA
VID Voltage is from 1.14V to 1.32V.It is derived from 3.3V.It should be able to source 150mA.It drives the power logic of BSEL[1:0] and VID[5:0]. It must rout to the enable pin of PWM and CK-409.VID to VIDGD delay time is from 1ms to 10ms. VIDGD to Vccp delay time is from 1ms to 10ms.
VIDGD rising time is 150ns.VID to VIDGD deassertion time is 1ms for max.
820u/2.5V properly in further
Near processorNear regulatorIt support DC current if 100mA.It must close bulk caps.
DC voltage drop shouldbe less than 70mV.
Solder side
Place these caps within north side of processorPlace these caps within socket cavity Place these caps within south side of processor
VISE (MS-6715) 0C
Intel mPGA478B - Power
MICRO-STAR INt'L CO., LTD.
7 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
CPU_IOPLL
VCC_VID
VSSA
VCCPVCCP
VCC3
VCCP
VCC_VID
VCCP VCCP VCCP VCCP VCCP VCCPVCCP VCCP
EC410u-1206_Y5V10V
EC322u-1206_X5R6.3V
+ EC12150u-2.5VCRITICAL
C50.1u_X7R
CB336 0.1u_X7R
+ EC20150u-2.5VCRITICAL
R362.43KST
C41u-0805_Y5V
L1 10uH-0805-100mA
EC4322u-1206_X5REC3822u-1206_X5R
EC34X_22u-1206_X5R
EC49X_22u-1206_X5R
EC1622u-1206_X5R
EC27X_22u-1206_X5R
EC3922u-1206_X5R
EC4422u-1206_X5R
EC41X_22u-1206_X5R
EC1422u-1206_X5R
EC3522u-1206_X5R
EC822u-1206_X5R
EC1322u-1206_X5R
EC18X_22u-1206_X5R
EC11X_22u-1206_X5R
EC4222u-1206_X5R
EC2822u-1206_X5R
EC40X_22u-1206_X5R
EC2122u-1206_X5R
EC2922u-1206_X5R
EC3622u-1206_X5R
EC1722u-1206_X5R
EC10X_22u-1206_X5R
EC26X_22u-1206_X5REC33X_22u-1206_X5R
EC19X_22u-1206_X5R
EC25X_22u-1206_X5R
EC2422u-1206_X5REC2222u-1206_X5R
EC622u-1206_X5R
EC37X_22u-1206_X5R
EC45X_22u-1206_X5R
EC31X_22u-1206_X5REC7X_22u-1206_X5REC9X_22u-1206_X5R
EC32X_22u-1206_X5R
EC5X_22u-1206_X5R
EC30X_22u-1206_X5R
EC15X_22u-1206_X5R
EC23X_22u-1206_X5R
EC46X_22u-1206_X5R
L2 10uH-0805-100mA
U1
SN105125-150mACRITICAL
1
23
4
5VIN
GNDEN
POK
VOUT
CPU1B
NORTH/PRESCRITICAL
A10
A12
A14
A16
A18
A20
A8
AA
10A
A12
AA
14A
A16
AA
18A
A8
AB
11A
B13
AB
15A
B17
AB
19A
B7
AB
9A
C10
AC
12A
C14
AC
16A
C18
AC
8A
D11
AD
13A
D15
AD
17A
D19
AD
7A
D9
AE
10A
E12
AE
14A
E16
AE
18A
E20
AE
6A
E8
AF1
1A
F13
AF1
5A
F17
AF1
9A
F2A
F21
AF5
AF7
AF9
B11
B13
B15
B17
B19
B7
B9
C10
C12
AE
23
C14
C16
C18
C20
C8
D11
D13
D15
D17
D19
D7
D9
E10
E12
E14
E16
E18
E20
E8
F11
F13
F15
F17
F19
AD22D10A11A13A15A17A19A21A24A26A3
AA1AA11AA13AA15AA17AA19AA23AA26AA4AA7AA9
AB10AB12AB14AB16AB18AB20AB21AB24AB3AB6AB8
AC13AC11
AC15AC17AC19AC2
AC22AC25AC5AC7AC9
AD
10A
D12
AD
14A
D16
AD
18A
D21
AD
4A
D23
AD
8A
E11
AE
13A
E15
AE
17A
E19
AE
22A
E24
AE
7A
E9
AF1
AF1
0A
F12
AF1
4A
F16
AF1
8A
F20
AF6
AF8
B10
B12
B14
B16
B18
B23
B20
B26
B4
B8
C11
C13
C15
C17
C2
C19
C22
C25
C5
C7
C9
D12
D14
D16
D18
D20
D21
D3
D24
D6
D8
E1
E11
E13
E15
E17
E19
E23
AD
20
AF4
AF3
E7
E9
F10
F12
F14
F16
F18
F2 F22
F25
F5 F8 G21
G6
G24
E4
E26
G3
H1
H23
H26
H4
J2 J22
J25
J5 K21
K24K3K6L1L23L26L4M2M22M25M5N21N24
R4R26R23R1P5P25P22P2N6N3
V23V1U5U25U22U2T6T3T24T21
Y5Y25Y22Y2W6W3W24W21V4V26
F9
A9
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CA
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VSSAVSSVSSVSSVSSVSSVSSVSSVSSVSSVSS
VSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSS
VSSVSS
VSSVSSVSSVSSVSSVSSVSSVSSVSS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VC
C-IO
PLL
VC
C-V
ID
VC
C-V
IDP
RG
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
S
VS
S
VS
SV
SS
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSSVSS
VSSVSSVSSVSSVSSVSSVSSVSSVSSVSS
VSSVSSVSSVSSVSSVSSVSSVSSVSSVSS
VSSVSSVSSVSSVSSVSSVSSVSSVSSVSS
VC
C
VSS
VID_GD(6,13)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H/W Project Engineer : Prudence WangMSI H/W Project Leader : Andy Chen
VISE (MS-6715) 0C
Intel Springdale - CPU Signals
MICRO-STAR INt'L CO., LTD.
8 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
HA#3HA#4HA#5HA#6HA#7HA#8HA#9HA#10HA#11HA#12HA#13HA#14HA#15HA#16HA#17HA#18HA#19HA#20HA#21HA#22HA#23HA#24HA#25HA#26HA#27HA#28HA#29HA#30HA#31
HREQ#0HREQ#1HREQ#2HREQ#3HREQ#4
HRS#0HRS#1HRS#2
HRCOMP
HD#0HD#1HD#2HD#3HD#4HD#5HD#6HD#7HD#8HD#9HD#10HD#11HD#12HD#13HD#14HD#15HD#16HD#17HD#18HD#19HD#20HD#21HD#22HD#23HD#24HD#25HD#26HD#27HD#28HD#29HD#30HD#31HD#32HD#33HD#34HD#35HD#36HD#37HD#38HD#39HD#40HD#41HD#42HD#43HD#44HD#45HD#46HD#47HD#48HD#49HD#50HD#51HD#52HD#53HD#54HD#55HD#56HD#57HD#58HD#59HD#60HD#61
HD#63
HDBI#0HDBI#1HDBI#2HDBI#3
HD#62
VCCA_DPLL
VCCA_FSB
SEL1SEL0
VTT_FSB1VTT_FSB2
ICH_SYNC#
PWRGDA
ICH_SYNC#ICH_GD PWRGDA ICH_GD
VCC_AGP VTT
VCC3
R41 20RST
R39 2KSTR40 2.49KST
R38 2KSTR37 2.49KST
C6220p_X7R
C226 0.47u_Y5V{VOLTAGE}
U2A
Intel SpringdaleCRITICAL
D26D30L23E29B32K23C30C31J25B31E30B33J24F25D34C32F28C34J27G27F29E28H27K24E32F31G30J26G26
B30D28
B24B26
B28
E25
F27
B29J23L22C29J21
K21E23L21
D24E27G24
G22C27B27
C7B7
E8AE14
AK4
L20
L13L12
E24
C25
F23
C12
C14
C16
C18
C20
C22
C24
C26
C28
D1
D11
D13
D15
D17
D19
D21
D23
D25
D27
D29
D31
D33
D35
D9
G31
G35
H12
H14
H16
H2
H20
H22
H24
H26
H30
H33
H5
C10
B23E22B21D20B22D22B20C21E18E20B16D16B18B17E16D18G20F17E19F19J17L18G16G18F21F15E15E21J19G14E17K17J15L16J13F13F11E13K15G12G10L15E11K13J11H10G8E9B13E14B14B12B15D14C13B11D10C11E10B10C9B9D8B8
C17L17L14C15
B19C19
L19K19
G9F9
D12E12
B3
A31
B4
N11
N9
P10
P11
R11
T16
T17
T18
T19
U16
U17
U20
V16
V18
V20
W16
W19
N10
W20
Y16
Y17
Y18
Y19
Y20
D5
D6
D7
E6
E7
F7 A15
A21
A4
A5
A6
B5
B6
C5
C6
AJ8
C8
J6 J7 J8 J9 K6
K7
K8
K9
L6 L7 L9 M10
M11
M8
M9
T20
L10
L11
F3 F5 F8 F18
F20
F22
F24
F26
G28
J10
J12
J14
J16
J18
J20
J22
J28
J32
J35
K11
K12
K14
K16
K18
H18
K33
H8
H9
E3
F1 F14
F16
E1
F10
F12
A3
A33
A35
B2
B25
B34
C1
C23
C35
E26
M31
AF1
3A
F23
AJ1
2A
N1
AP
2A
R3
AR
33A
R35
K20
K22
K25
K27
K29
L24
M3
M6
M26
M27
M28
M30
M33
N1
N4
L25
L26
A7
A9
A11
A13
A16
A20
A23
A25
A27
A29
A32
R25
L35
L31
C4
HA3#HA4#HA5#HA6#HA7#HA8#HA9#HA10#HA11#HA12#HA13#HA14#HA15#HA16#HA17#HA18#HA19#HA20#HA21#HA22#HA23#HA24#HA25#HA26#HA27#HA28#HA29#HA30#HA31#
HAD_STB0#HAD_STB1#
BREQ0#BPRI#
BNR#
HLOCK#
ADS#
HREQ0#HREQ1#HREQ2#HREQ3#HREQ4#
HIT#HITM#DEFER#
HTRDY#DBSY#DRDY#
RS0#RS1#RS2#
HCLKNHCLKP
CPURST#PWROK
RSTIN#
PROCHOT#
BSEL0BSEL1
HDRCOMP
HDSWING
HDVREF VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
S
VS
SV
SS
VS
SV
SS
VS
S
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
S
HD0#HD1#HD2#HD3#HD4#HD5#HD6#HD7#HD8#HD9#
HD10#HD11#HD12#HD13#HD14#HD15#HD16#HD17#HD18#HD19#HD20#HD21#HD22#HD23#HD24#HD25#HD26#HD27#HD28#HD29#HD30#HD31#HD32#HD33#HD34#HD35#HD36#HD37#HD38#HD39#HD40#HD41#HD42#HD43#HD44#HD45#HD46#HD47#HD48#HD49#HD50#HD51#HD52#HD53#HD54#HD55#HD56#HD57#HD58#HD59#HD60#HD61#HD62#HD63#
DINV_0#DINV_1#DINV_2#DINV_3#
HD_STBP0#HD_STBN0#
HD_STBP1#HD_STBN1#
HD_STBP2#HD_STBN2#
HD_STBP3#HD_STBN3#
VC
CA
_DP
LL
VC
CA
_FS
BV
CC
A_F
SB
VC
C
VC
C
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
C
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
C
VC
CV
CC
VC
CV
CC
VC
CV
CC
VTT
VTT
VTT
VTT
VTT
VTT
VTT
_FS
BV
TT_F
SB
VTT
VTT
VTT
VTT
VTT
VTT
VTT
ICH_SYNC#
VS
S
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
CV
CC
VC
C
VC
CV
CC
VC
CV
CC
VC
C
VC
CV
CC
VS
SV
SS
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
S
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
SV
SS
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
VS
SV
SS
VS
SV
SS
VS
S
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
NC
VS
SV
SS
VS
S
C224 0.1u_X7RC225 0.47u_Y5V
U28NC7SZ08
14
2
53
R526 X_0
HD#[0..63] (6)HA#[3..31](6)
HBNR#(6)
HADS#(6)
HDBSY#(6)HTRDY#(6)
HDRDY#(6)
HITM#(6)HIT#(6)
HBPRI#(6)
HLOCK#(6)
HDEFER#(6)
HRS#[0..2](6)
HREQ#[0..4](6)
HBR#0(6,28)
HDSTBP#2 (6)
HDSTBP#0 (6)
HDSTBN#3 (6)
HDSTBN#0 (6)
HADSTB#0(6)HADSTB#1(6)
HDSTBP#3 (6)
HDSTBN#1 (6)HDSTBP#1 (6)
HDSTBN#2 (6)
PROCHOT#(6,26,28)
HDBI#[0..3] (6)
BSEL0(6)BSEL1(6)
GTLREF(6,28)
PCIRST_ICH5#(11)
CPURST#(6,28)
MCH_CLK(13)MCH_CLK#(13)
VCCA_FSB(28)
VCCA_DPLL(28)
HSWING(28)
PWRGDA(14)ICH_GD (12)
PWRGDA(14)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H/W Project Engineer : Prudence WangMSI H/W Project Leader : Andy Chen
Its current is 5.1A.
VISE (MS-6715) 0C
Intel Springdale - Memory Signals
MICRO-STAR INt'L CO., LTD.
9 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
MA_B11MA_B12
MA_B3
MA_B9
MA_B0
MA_B8
MA_B10
MA_B2MA_B1
MA_B4
MA_B7
MA_B5MA_B6
MDQM_A0
MDQM_A3
MDQM_A1
MDQM_A6MDQM_A5MDQM_A4
MDQM_A2
MDQM_A7
MDQS_A4
MDQS_A6
MDQS_A0MDQS_A1
MDQS_A3
MDQS_A5
MDQS_A7
MDQS_A2
MDQM_B0
MDQM_B7
MDQM_B4
MDQM_B6
MDQM_B3
MDQM_B1MDQM_B2
MDQM_B5
MDQS_B0
MDQS_B5
MDQS_B1
MDQS_B7MDQS_B6
MDQS_B4
MDQS_B2MDQS_B3
MA_A2
MA_A4
MA_A1
MA_A8MA_A9
MA_A3
MA_A12
MA_A7MA_A6
MA_A11
MA_A5
MA_A0
MA_A10
MD
Q_B
40
MD
Q_B
27
MD
Q_B
24
MD
Q_B
35
MD
Q_B
30
MD
Q_B
22
MD
Q_B
62
MD
Q_B
58
MD
Q_B
53
MD
Q_B
49
MD
Q_B
56
MD
Q_B
43
MD
Q_B
33
MD
Q_B
23
MD
Q_B
18
MD
Q_B
15
MD
Q_B
3
MD
Q_B
44
MD
Q_B
41
MD
Q_B
37
MD
Q_B
12
MD
Q_B
6
MD
Q_B
48
MD
Q_B
39
MD
Q_B
26M
DQ
_B25
MD
Q_B
0
MD
Q_B
34
MD
Q_B
21
MD
Q_B
61
MD
Q_B
32
MD
Q_B
57
MD
Q_B
55
MD
Q_B
51
MD
Q_B
14
MD
Q_B
52
MD
Q_B
17
MD
Q_B
11
MD
Q_B
5
MD
Q_B
2
MD
Q_B
47M
DQ
_B46
MD
Q_B
36
MD
Q_B
8
MD
Q_B
28
MD
Q_B
1
MD
Q_B
31
MD
Q_B
20
MD
Q_B
63
MD
Q_B
60
MD
Q_B
54
MD
Q_B
59
MD
Q_B
50
MD
Q_B
16
MD
Q_B
13
MD
Q_B
42
MD
Q_B
29
MD
Q_B
19
MD
Q_B
10
MD
Q_B
7
MD
Q_B
4
MD
Q_B
45
MD
Q_B
38
MD
Q_B
9
MC
KE
_A2
MC
KE
_A1
MC
KE
_A0
MC
KE
_A3
MD
Q_A
23
MD
Q_A
45
MD
Q_A
7
MD
Q_A
16
MD
Q_A
28
MD
Q_A
19
MD
Q_A
32
MD
Q_A
30M
DQ
_A31
MD
Q_A
61
MD
Q_A
29
MD
Q_A
12
MD
Q_A
21
MD
Q_A
0
MD
Q_A
59
MD
Q_A
57
MD
Q_A
50
MD
Q_A
38
MD
Q_A
35
MD
Q_A
25
MD
Q_A
36
MD
Q_A
42
MD
Q_A
20
MD
Q_A
3
MD
Q_A
60
MD
Q_A
41
MD
Q_A
47
MD
Q_A
40
MD
Q_A
10
MD
Q_A
17
MD
Q_A
22
MD
Q_A
39
MD
Q_A
58
MD
Q_A
55
MD
Q_A
51
MD
Q_A
4
MD
Q_A
53
MD
Q_A
56
MD
Q_A
46
MD
Q_A
52
MD
Q_A
2M
DQ
_A1
MD
Q_A
11
MD
Q_A
48
MD
Q_A
54
MD
Q_A
9
MD
Q_A
5
MD
Q_A
34
MD
Q_A
44
MD
Q_A
18
MD
Q_A
24
MD
Q_A
33
MD
Q_A
43
MD
Q_A
8
MD
Q_A
27
MD
Q_A
13M
DQ
_A14
MD
Q_A
63
MD
Q_A
37
MD
Q_A
26
MD
Q_A
49
MD
Q_A
62
MD
Q_A
15
MD
Q_A
6
MC
KE
_B2
MC
KE
_B3
MC
KE
_B0
MC
KE
_B1
MAB_A2
MAB_A4
MAB_A1
MAB_A3
MAB_A5
MAB_B3MAB_B2MAB_B1
MAB_B4MAB_B5
XRCOMP
SMVREF
XCOMPHXCOMPL
YRCOMP
VREF
YCOMPLYCOMPH
VCC_DDR_C1
VCC_DDR_C3VCC_DDR_C4
VC
CA
DD
R
VCC_DDR_C5
VCC_DDR_C2
VCCA_DDR
VCC_DDR
VCC_DDR
0.01u_X7RC12
0.01u_X7RC150.01u_X7RC16
0.01u_X7RC18
0.01u_X7RC11
0.01u_X7RC17
0.01u_X7RC130.01u_X7RC14
C227 0.47u_Y5VC228 0.22u_Y5VC229 0.1u_X7RC230 0.22u_Y5VC231 0.1u_X7R
U2B
Intel SpringdaleCRITICALA
R4
AR
5A
R7
E35
AA
35
AM
1A
M2
AN
8A
P3
AL7
R35
AP
4A
P5
AP
6A
P7
AR
15A
R21
AR
31
AJ1
0A
E15
AL1
1A
E16
AL8
AF1
2A
K11
AG
12A
E17
AL1
3A
K17
AL1
7A
K13
AJ1
4A
J16
AJ1
8A
E19
AE
20A
G23
AK
23A
L19
AK
21A
J24
AE
22A
K25
AH
26A
G27
AF2
7A
J26
AJ2
7A
D25
AF2
8A
E30
AC
27A
C30
Y29
AE
31A
B29
AA
26A
A27
AA
30W
30U
27T2
5A
A31
V29
U25
R27
P29
R30
K28
L30
R31
R26
P25
L32
K30
H29
F32
G33
N25
M25
J29
G32
AK
19A
F19
AG
19A
E18
AP
10A
P11
AM
12A
N13
AM
10A
L10
AL1
2A
P13
AP
14A
M14
AL1
8A
P19
AL1
4A
N15
AP
18A
M18
AP
22A
M22
AL2
4A
N27
AP
21A
L22
AP
25A
P27
AP
28A
P29
AP
33A
M33
AM
28A
N29
AM
31A
N34
AH
32A
G34
AF3
2A
D32
AH
31A
G33
AE
34A
D34
AC
34A
B31
V32
V31
AD
31A
B32
U34
U33
T34
T32
K34
K32
T31
P34
L34
L33
J33
H34
E33
F33
K31
J34
G34
F34
AL2
0A
N19
AM
20A
P20
AC
26
AB
25A
C25
AN
4A
M3
AN
5A
M5
AM
6A
M7
AM
8A
N2
AN
6A
N7
U26T29V25W25
W26W31
W27
AG31AJ31AD27AE24AK27AG25AL25AF21AL23AJ22AF29AL21AJ20
AE27AD26AL29AL27AE23
Y25AA25
AG11AG15AE21AJ28AC31U31M29J31
AF15AG13AG21AH27AD29U30L27J30
AG29AG30
AF17AG17
N27N26
AJ30AH29
AK15AL15
N31N30
AA33
R34R33
AP9
AA34Y31Y32
W34
AC33Y34
AB34
AJ34AL33AK29AN31AL30AL26AL28AN25AP26AP24AJ33AN23AN21
AL34AM34AP32AP31AM26
AE33AH34
AP12AP16AM24AP30AF31W33M34H32
AN11AP15AP23AM30AF34
V34M32H31
AK32AK31
AP17AN17
N33N34
AK33AK34
AM16AL16
P31P32
AK9
AN9AL9
E34
AL3
5
AL6
P3
P6
P8
N35
N32
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
SD
Q_B
0S
DQ
_B1
SD
Q_B
2S
DQ
_B3
SD
Q_B
4S
DQ
_B5
SD
Q_B
6S
DQ
_B7
SD
Q_B
8S
DQ
_B9
SD
Q_B
10S
DQ
_B11
SD
Q_B
12S
DQ
_B13
SD
Q_B
14S
DQ
_B15
SD
Q_B
16S
DQ
_B17
SD
Q_B
18S
DQ
_B19
SD
Q_B
20S
DQ
_B21
SD
Q_B
22S
DQ
_B23
SD
Q_B
24S
DQ
_B25
SD
Q_B
26S
DQ
_B27
SD
Q_B
28S
DQ
_B29
SD
Q_B
30S
DQ
_B31
SD
Q_B
32S
DQ
_B33
SD
Q_B
34S
DQ
_B35
SD
Q_B
36S
DQ
_B37
SD
Q_B
38S
DQ
_B39
SD
Q_B
40S
DQ
_B41
SD
Q_B
42S
DQ
_B43
SD
Q_B
44S
DQ
_B45
SD
Q_B
46S
DQ
_B47
SD
Q_B
48S
DQ
_B49
SD
Q_B
50S
DQ
_B51
SD
Q_B
52S
DQ
_B53
SD
Q_B
54S
DQ
_B55
SD
Q_B
56S
DQ
_B57
SD
Q_B
58S
DQ
_B59
SD
Q_B
60S
DQ
_B61
SD
Q_B
62S
DQ
_B63
SC
KE
_B0
SC
KE
_B1
SC
KE
_B2
SC
KE
_B3
SD
Q_A
0S
DQ
_A1
SD
Q_A
2S
DQ
_A3
SD
Q_A
4S
DQ
_A5
SD
Q_A
6S
DQ
_A7
SD
Q_A
8S
DQ
_A9
SD
Q_A
10S
DQ
_A11
SD
Q_A
12S
DQ
_A13
SD
Q_A
14S
DQ
_A15
SD
Q_A
16S
DQ
_A17
SD
Q_A
18S
DQ
_A19
SD
Q_A
20S
DQ
_A21
SD
Q_A
22S
DQ
_A23
SD
Q_A
24S
DQ
_A25
SD
Q_A
26S
DQ
_A27
SD
Q_A
28S
DQ
_A29
SD
Q_A
30S
DQ
_A31
SD
Q_A
32S
DQ
_A33
SD
Q_A
34S
DQ
_A35
SD
Q_A
36S
DQ
_A37
SD
Q_A
38S
DQ
_A39
SD
Q_A
40S
DQ
_A41
SD
Q_A
42S
DQ
_A43
SD
Q_A
44S
DQ
_A45
SD
Q_A
46S
DQ
_A47
SD
Q_A
48S
DQ
_A49
SD
Q_A
50S
DQ
_A51
SD
Q_A
52S
DQ
_A53
SD
Q_A
54S
DQ
_A55
SD
Q_A
56S
DQ
_A57
SD
Q_A
58S
DQ
_A59
SD
Q_A
60S
DQ
_A61
SD
Q_A
62S
DQ
_A63
SC
KE
_A0
SC
KE
_A1
SC
KE
_A2
SC
KE
_A3
VC
CA
_DD
R
VC
CA
_DD
RV
CC
A_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR
VC
C_D
DR SCS_B0#
SCS_B1#SCS_B2#SCS_B3#
SRAS_B#SCAS_B#
SWE_B#
SMAA_B0SMAA_B1SMAA_B2SMAA_B3SMAA_B4SMAA_B5SMAA_B6SMAA_B7SMAA_B8SMAA_B9
SMAA_B10SMAA_B11SMAA_B12
SMAB_B1SMAB_B2SMAB_B3SMAB_B4SMAB_B5
SBA_B0SBA_B1
SDM_B0SDM_B1SDM_B2SDM_B3SDM_B4SDM_B5SDM_B6SDM_B7
SDQS_B0SDQS_B1SDQS_B2SDQS_B3SDQS_B4SDQS_B5SDQS_B6SDQS_B7
SCMDCLK_B0SCMDCLK_B0#
SCMDCLK_B1SCMDCLK_B1#
SCMDCLK_B2SCMDCLK_B2#
SCMDCLK_B3SCMDCLK_B3#
SCMDCLK_B4SCMDCLK_B4#
SCMDCLK_B5SCMDCLK_B5#
SMYRCOMP
SMYCOMPVOHSMYCOMPVOL
SMVREF_B
SCS_A0#SCS_A1#SCS_A2#SCS_A3#
SRAS_A#SCAS_A#
SWE_A#
SMAA_A0SMAA_A1SMAA_A2SMAA_A3SMAA_A4SMAA_A5SMAA_A6SMAA_A7SMAA_A8SMAA_A9SMAA_A10SMAA_A11SMAA_A12
SMAB_A1SMAB_A2SMAB_A3SMAB_A4SMAB_A5
SBA_A0SBA_A1
SDM_A0SDM_A1SDM_A2SDM_A3SDM_A4SDM_A5SDM_A6SDM_A7
SDQS_A0SDQS_A1SDQS_A2SDQS_A3SDQS_A4SDQS_A5SDQS_A6SDQS_A7
SMDCLK_A0SMDCLK_A0#
SMDCLK_A1SMDCLK_A1#
SMDCLK_A2SMDCLK_A2#
SMDCLK_A3SMDCLK_A3#
SMDCLK_A4SMDCLK_A4#
SMDCLK_A5SMDCLK_A5#
SMXRCOMP
SMXCOMPVOHSMXCOMPVOL
SMVREF_A
VC
CA
_DD
R
VC
C_D
DR
VS
SV
SS
VS
S
VS
SV
SS
C256 2.2u_Y5V{VOLTAGE}
C20 0.1u_X7R
MRAS_B# (18)
MA_B[0..12] (18)
MCAS_B# (18)
MWE_B# (18)
MBA_B1 (18)MBA_B0 (18)
MRAS_A#(17)
MCS_A#0(17)
MBA_A0(17)
MCS_A#1(17)
MCAS_A#(17)
MBA_A1(17)
MWE_A#(17)
MCS_A#2(17)MCS_A#3(17)
MCS_B#2 (18)MCS_B#3 (18)
MCS_B#1 (18)MCS_B#0 (18)
MDQM_A[0..7](17)
MDQS_A[0..7](17)
MCLK_A0(17)MCLK_A#0(17)
MCLK_A#1(17)MCLK_A1(17)
MCLK_A2(17)MCLK_A#2(17)
MCLK_A#3(17)MCLK_A3(17)
MCLK_A#4(17)MCLK_A4(17)
MCLK_A#5(17)MCLK_A5(17)
MCLK_B#2 (18)
MCLK_B#3 (18)
MCLK_B#5 (18)
MCLK_B3 (18)
MCLK_B0 (18)
MCLK_B5 (18)
MCLK_B1 (18)
MCLK_B2 (18)
MCLK_B#4 (18)
MCLK_B#0 (18)
MCLK_B4 (18)
MCLK_B#1 (18)
MDQM_B[0..7] (18)
MDQS_B[0..7] (18)
MA_A[0..12](17)
MDQ_B[0..63](18)
MDQ_A[0..63](17) MCKE_A[0..3] (17)
MCKE_B[0..3] (18)
MAB_A[1..5](17)MAB_B[1..5] (18)
VCCA_DDR (28)
XRCOMP(28)XCOMPH(28)XCOMPL(28)
YRCOMP (28)YCOMPH (28)YCOMPL (28)
VREF(28)
VCC_DDR_C2(28)VCC_DDR_C3(28)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H/W Project Engineer : Prudence WangMSI H/W Project Leader : Andy Chen
1.7V@250mA
VISE (MS-6715) 0C
Intel Springdale - AGP & HLink & LAN Signals
MICRO-STAR INt'L CO., LTD.
10 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
GAD9
GAD23GAD24
GC_BE#2GC_BE#3
VCCA_AGP
GSET
GAD5
GAD25GAD26
HL3
GAD27
ST0
HL0
HL4HL5
GAD2
GAD28GAD29
SBA0
GSWING
HL6HL7GAD8
GAD11
GAD30GAD31
SBA1SBA2
VCC_AGP_C
HL8HL9
GAD4
GAD12GAD13
GC_BE#0
SBA3SBA4
HL10
SBA5SBA6
HL1
SBA7
GRCOMP
HL2
GAD1
GAD7
CI_RCOMP
ST1ST2
RBF#
GAD10
GAD14GAD15
WBF#
GAD0
GAD6
GAD16GAD17
VCCA_AGP_C
GAD18
HL_COMP
GAD19GAD20
VCCA_DAC
GAD3
GAD21GAD22
GC_BE#1
VCC3
VCC_AGP
VCC_AGP
VCC_AGP
VCC_AGP
VCC_AGP
VCC_DAC
R64 137RST
R66 43.2RST
CB240.1u_X7R 0.01u_X7R
CB25
R63 52.3RST
0.01u_X7RC25
0.01u_X7RC26
0.01u_X7RC29
0.01u_X7RC28
R62 52.3RST
0.01u_X7RCB26
C23 0.1u_X7RC215 0.1u_X7R
C233 0.1u_X7R
C232 0.1u_X7R
+
CT27470u-16V
L6 100nH-300mA
C240.1u_X7R
U2C
Intel SpringdaleCRITICAL
AN35AP34
AG9
AR1
AM
13
C2
D3
AP8
G4
F2H3
E2G3
H7G6
H6G5
F4E4
D2
G1G2
AK7AH7AD11AF7AD7AC10AF8AG7AE9AH9AG6
AJ6AJ5
AG2AF2
AF4
AF5AG3AK2AG5AK5AL3AL2AL4AJ2AH2AJ3
AH4AH5
AD4AE3
AE2
AE6AC11AD5AE5
AA10AC9
AB11AB7AA9AA6AA5W10AA11
W6W9V7
AA2Y4Y2
W2Y5V2
W3U3T2T4T5R2P2P5P4M2
Y7W5AA3U2
AC6AC5
V4V5
N6M7
N3N5N2
R10R9
U6V11AB5AB4W11
AB2
H4
R6P7R3R5U9
U10U5T7
T11U11
M4M5
AC2AC3
AD2
AE
1
AE
10A
E11
AE
12A
E13
AE
25A
E26
AE
32A
E35
AE
4
AM
15A
M17
AM
19
AM
11
AG10
AF1
6A
F18
AF2
0A
F22
AF2
4A
F25
AF3
AF1
1A
F14
AF3
0A
F33
AG
4A
G8
AG
14A
G16
AG
18A
G20
AG
22A
G24
AG
26A
G28
AG
32A
G35
AM
9
AM
21A
M23
AM
25A
M27
AM
29A
M35
AN
10A
N12
AN
14A
N16
AN
18
AH
12
AF6
AF9
AK
3
AK
16A
K18
AK
20A
K22
AK
24A
K26
AK
28
AH
10
AH
14A
H16
AH
18A
H20
AJ1
AJ4
AJ9
AJ3
2A
J35
AR
9
AR
23
AR25AR27
P26
P27
P28
P30
P33
R1
R4
R32
T1 T3 V6
V27
V33
Y3
Y28
Y30
Y33
Y35
AN
20A
N22
AN
24A
N26
AN
28A
N30
AN
32
AR
11A
R13
AR
16A
R20
AR29AR32
AK
8
AL1
AL3
2
U4
U18
U19
U32
V3
V8
V9
V10
V17
V19
V26
V28
V30
W4
W17
W18
W32
Y6
Y8
Y9
Y26
Y27
AA
1A
A4
AA
32
AB
10A
B26
AC
1A
C4
AC
32A
C35
L1 L5Y1
J1 J2 J3 K2
K3
K4
K5
J4 J5 L4 L2 L3 AG
1Y
11
AB
27A
B28
AB
30A
B33
AB
3A
B6
AB
8A
B9
AH
22A
H24
AH
30A
H33
AH
3A
H6
AD
3A
D6
AD
8A
D9
AD
10
AK
10A
K12
AK
14
AD
30A
D33
AD
28
Y10
T6 T8 T9 T30
T33
T35
T10
T26
T27
T28
P9
RESERVEDRESERVED
RESERVED
RESERVED
VS
S
VCCA_DAC
VSSA_DAC
EXTTS#
DREFCLK
DDCA_CLKDDCA_DATA
VSYNCHSYNC
BLUEBLUE#
GREENGREEN#
REDRED#
REFSET
VCC_DACVCC_DAC
CI0CI1CI2CI3CI4CI5CI6CI7CI8CI9
CI10
CISTRFCISTRS
CI_RCOMPCI_SWING
CI_VREF
HI0HI1HI2HI3HI4HI5HI6HI7HI8HI9
HI10
HI_STRSHI_STRF
HI_RCOMPHI_SWING
HI_VREF
GAD0/DVOB_HSYNCGAD1/DVOB_VSYNCGAD2/DVOB_D1GAD3/DVOB_D0GAD4/DVOB_D3GAD5/DVOB_D2GAD6/DVOB_D5GAD7/DVOB_D4GAD8/DVOB_D6GAD9/DVOB_D9GAD10/DVOB_D8GAD11/DVOB_D11GAD12/DVOB_D10GAD13/DVOBC_CLKINTGAD14/DVOB_FLDSTLGAD15/MDDC_DATAGAD16/DVOC_VSYNCGAD17/DVOC_HSYNCGAD18/DVOC_BLANK#GAD19/DVOC_D0GAD20/DVOC_D1GAD21/DVOC_D2GAD22/DVOC_D3GAD23/DVOC_D4GAD24/DVOC_D7GAD25/DVOC_D6GAD26/DVOC_D9GAD27/DVOC_D8GAD28/DVOC_D11GAD29/DVOC_D10GAD30/DVOBC_INTR#GAD31/DVOC_FLDSTL
GCBE0/DVOB_D7GCBE1/DVOB_BLANK#GCBE2GCBE3/DVOC_D5
GADSTBF0/DVOB_CLKGADSTBS0/DVOB_CLK#
GADSTBF1/DVOC_CLKGADSTBS1/DVOC_CLK#
GREQGGNT
GST0GST1GST2
GRBFGWBF
GFRAME/MDVI_DATAGIRDY/MI2CCLKGTRDY/MDVI_CLKGDEVSEL/MI2CDATAGSTOP/MDDC_CLK
GPAR/ADD_DETECT
GCLKIN
GSBA0#/ADD_ID0GSBA1#/ADD_ID1GSBA2#/ADD_ID2GSBA3#/ADD_ID3GSBA4#/ADD_ID4GSBA5#/ADD_ID5GSBA6#/ADD_ID6GSBA7#/ADD_ID7
GSBSTBSGSBSTBF
DBI_HIDBI_LO
GRCOMP/DVOBC_RCOMPGVSWING
GVREF
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
SV
SS
VS
S
VS
S
RESERVED
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
S
VS
SV
SS
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
S
VS
S
VSSVSS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
S
VS
S
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
SV
SS
VS
SV
SS VSS
VSSVS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
SV
SS
VS
SV
SS
VS
S
VS
SV
SS
VS
SV
SS
VS
SV
SS
VC
C_A
GP
VC
C_A
GP
VC
C_A
GP
VC
C_A
GP
VC
C_A
GP
VC
C_A
GP
VC
C_A
GP
VC
C_A
GP
VC
C_A
GP
VC
C_A
GP
VC
C_A
GP
VC
C_A
GP
VC
C_A
GP
VC
C_A
GP
VC
C_A
GP
VC
CA
_AG
PV
CC
A_A
GP
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
SV
SS
VS
S
VS
SV
SS
VS
S
VS
SV
SS
VS
S
VS
S
VS
SV
SS
VS
S
VS
SV
SS
VS
S
VS
SV
SS
VS
SV
SS
VS
S
C270.1u_X7R
GGNT#(19)
GAD[0..31](19)
SBA[0..7](19)
ST[0..2](19)
GC_BE#[0..3](19)
AD_STB0(19)AD_STB#0(19)
AD_STB1(19)AD_STB#1(19)
GREQ#(19)
RBF#(19)WBF#(19)
MCH_66(13)
SB_STB(19)SB_STB#(19)
GTRDY#(19)
GPAR(19)
GFRAME#(19)
GSTOP#(19)
GIRDY#(19)
GDEVSEL#(19)
HL[0..10] (12)
3VDDCDA (21)3VDDCCL (21)
CRT_B (21)
CRT_G (21)
CRT_R (21)
CRT_VSYNC (21)CRT_HSYNC (21)
DOT_48 (13)
HL_STRF (12)
PIPE#(19)DBI_LO(19)
AGP_REF(19)GSWING(19)
HL_STRS (12)
HL_VREF (28)
CI_VREF (28)
CI_SWING (28)
HL_SWING (28)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H/W Project Engineer : Prudence WangMSI H/W Project Leader : Andy Chen
ICH5 Decoupling Capacitors
ICH5 Pull-Up / Down Resistors
All caps be placed less than 100mils.
Solder
Solder
Solder
VISE (MS-6715) 0C
Intel ICH5 - PCI & IDE & AC97 Signals
MICRO-STAR INt'L CO., LTD.
11 30Tuesday, October 22, 2002
Title
Size Document Number Rev
Date: Sheet of
AC_SDIN1AC_SDIN2
PGNT#5
AD21
AD9AD8
SDD9
PDD14
PDD11
PDD7
PGNT#1
AD29AD28
PREQ#2
AD26
SDD7
PDD15
PDD10
AD30
AD27
AD20
AD6AD5
PDD8
PDD2
PREQ#0
AD19
PDD4
PDD1
AD31
AD12
SDD12
SDD3
PGNT#3
C_BE#0
AD24
AD15
SDD14
PDD3
C_BE#2
AD23
AD16
AD3
SDD6
PDD13
AD1
SDD15
SDD10
PREQ#3
PREQ#1
AD18
AD4
AD0
SDD2
AD25
AD11
PDD5
AC_SDIN2
PGNT#2
AD17
AD13
AD10
SDD1
PDD9
PREQ#4
C_BE#1
AD22
SDD13
SDD11
SDD0
PDD6
AC_SDIN1
PGNT#0
AD14
AD7
AD2
SDD5SDD4
PDD0
PGNT#4
PREQ#5
C_BE#3
SDD8
PDD12
SDOUT
SYNC
SUS_B
SUS_C
SUS_A
VCC3 VCC3
VCC_AGPVCC_AGP
VCC_AGP
VCC3 VCC_AGP
3VSB
3VSB
3VSB 3VSB
1_5VSB
R77 33
R78 33
R75 10KR76 10K
CB420.1u_X7R
CB450.1u_X7R
CB410.1u_X7RCB430.1u_X7R
CB460.1u_X7R
CB440.1u_X7R
CB500.01u_X7RCB520.22u_Y5V{VOLTAGE}
CB540.1u_X7R
CB550.1u_X7R
CB530.1u_X7R
CB570.1u_X7R
CB560.1u_X7RCB580.1u_X7R
CB59 0.01u_X7R
CB490.1u_X7R
C238 0.1u_X7R
C239 0.1u_X7R
C240 0.1u_X7R
U3A
Intel ICH5CRITICAL
B5
F6 G1
H6
K6
L6 M10
N10
P6
R13
V19
W15
W17
W24
AD
13A
D20
G19
G21
E11
F10
F11
K10
K12
K13
L19
P19
R10
R6
H24
J19
K19
M15
N15
N23
E15
F15
F14
W19
R12
W6
W7
W8
E22
F19
Y5
AA
4A
B4
F7 F8
AB16Y13Y14AC14AA14AC15AD14AB14AD15Y15AD16AA15AC16Y16AA16AB17
AA19AD19AC19
AB19Y18
AD18AA17AA18
AC17AC18
Y17
AA22AB23AD23AD24AB21AC21AB20AC20Y19AD22AC22AA20AB22AC24AB24AA23
W22W23W21
V22V20
Y23Y22Y21
Y20W20
Y24
J4J5G3K4H5H2J3J2K5F2M4H4L5G2K1G5G4L1B2P5H3N5C4N4E6P3D3N2F5P4F4P2
E3J1N3M2
D2M3E4L3E5
F1K2L4
L2
V2
N1
V4
B3E1A2C2D7A6E2B1
D5C1C5B6C6
A5E7
D4A3B7C7A4
E8B4
A1
A7
A10
A15
A17
A19
A21
A23
AA
5A
A7
AA
9A
A11
AA
13A
A21
AA
24A
B5
AB
7A
B9
AB
11A
B15
AB
18A
C2
AC
4A
C6
AC
8A
C10
AC
13A
C23
AD
4A
D6
AD
8A
D17
AD
21A
D12
B13
B17
B19
B21
B23
C3
C8
C16
C18
C20
C22
D1
D6
D11
D16
D18
D20
D22
D24
E17
E19
E20
E21
E23
F3 F9
E12D12A13
C12
A9
B8
D8
B15
E13
E14
E18
F16
F17
F18
K15
U6
V6
W9
W10
W11
VC
C3_
3V
CC
3_3
VC
C3_
3
VC
C3_
3V
CC
3_3
VC
C3_
3V
CC
3_3
VC
C3_
3V
CC
3_3
VC
C3_
3V
CC
3_3
VC
C3_
3V
CC
3_3
VC
C3_
3V
CC
3_3
VC
C3_
3
VC
C3_
3V
CC
3_3
VC
CLA
N3_
3/V
CC
SU
S3_
3V
CC
LAN
3_3/
VC
CS
US
3_3
VC
CLA
N3_
3/V
CC
SU
S3_
3
VC
C1_
5V
CC
1_5
VC
C1_
5V
CC
1_5
VC
C1_
5V
CC
1_5
VC
C1_
5V
CC
1_5
VC
C1_
5V
CC
1_5
VC
C1_
5V
CC
1_5
VC
C1_
5
VC
C1_
5SV
CC
1_5S
VC
C1_
5S
VC
C1_
5S
VC
C1_
5
VC
C1_
5SV
CC
1_5S
VC
C1_
5S
VC
C1_
5S
VC
CS
US
1_5A
VC
CS
US
1_5B
VC
CS
US
1_5B
VC
CS
US
1_5B
VC
CLA
N1_
5/V
CC
SU
S1_
5CV
CC
LAN
1_5/
VC
CS
US
1_5C
PDD0PDD1PDD2PDD3PDD4PDD5PDD6PDD7PDD8PDD9
PDD10PDD11PDD12PDD13PDD14PDD15
PDA0PDA1PDA2
PDCS1#PDCS3#
PDIOR#PDIOW#PIORDY
PDDREQPDDACK#
IRQ14
SDD0SDD1SDD2SDD3SDD4SDD5SDD6SDD7SDD8SDD9
SDD10SDD11SDD12SDD13SDD14SDD15
SDA0SDA1SDA2
SDCS1#SDCS3#
SDIOR#SDIOW#SIORDY
SDDREQSDDACK#
IRQ15
AD0AD1AD2AD3AD4AD5AD6AD7AD8AD9AD10AD11AD12AD13AD14AD15AD16AD17AD18AD19AD20AD21AD22AD23AD24AD25AD26AD27AD28AD29AD30AD31
C/BE0#C/BE1#C/BE2#C/BE3#
FRAME#IRDY#TRDY#DEVSEL#STOP#
PARPERR#SERR#
PLOCK#
PME#
PCICLK
PCIRST#
PIRQA#PIRQB#PIRQC#PIRQD#PIRQE#/GPI2PIRQF#/GPI3PIRQG#/GPI4PIRQH#/GPI5
REQ0#REQ1#REQ2#REQ3#REQ4#/GPI40
REQA#/GPI0REQB#REQ5#/GPI1
GNT0#GNT1#GNT2#GNT3#GNT4#/GPO48
GNTA#/GPO16GNTB#/GNT5#/GPO17
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
AC_SDIN0AC_SDIN1AC_SDIN2
AC_RST#
AC_SDOUT
AC_SYNC
AC_BIT_CLK
VC
CS
US
3_3
VC
CS
US
3_3
VC
CS
US
3_3
VC
CS
US
3_3
VC
CS
US
3_3
VC
CS
US
3_3
VC
CS
US
3_3
VC
CS
US
3_3
VC
CS
US
3_3
VC
CS
US
3_3
VC
C1_
5SV
CC
1_5S
VC
C1_
5S
RN91X_0
12345678
CB4810u-0805_Y5V
CB470.1u_X7R
PCI_PME#(16,19,20)
SERR#(16,19,20)
SD_A2 (21)
PAR(16,19,20)
PGNT#[0..4](16,19,20,24)
IRDY#(16,19,20)
AD[0..31](16,19,20,22)
PD_IOW# (21)
SD_IOR# (21)
PIRQ#C(19,20)
SD_CS#3 (21)
PD_A2 (21)
FRAME#(16,19,20)
PD_DREQ (21)
PREQ#[0..4](16,19,20,24)
PD_A1 (21)
PIRQ#E(16,20)
PD_CS#1 (21)
SD_A1 (21)
TRDY#(16,19,20)
PIRQ#D(19,20)
DEVSEL#(16,19,20)
SD_A0 (21)
LOCK#(19,20)
PCIRST_ICH5#(8,13,14,24)
PD_DACK# (21)
SD_IOW# (21)
PIRQ#F(19,20)
PD_IORDY (21)
PD_IOR# (21)
IRQ15 (21)
PD_CS#3 (21)
PIRQ#A(19,20)
IRQ14 (21)
STOP#(16,19,20)
SD_DACK# (21)
PIRQ#B(20)
PD_A0 (21)
PIRQ#H(20)
C_BE#[0..3](16,19,20)
SD_IORDY (21)
PERR#(16,19,20)
SD_CS#1 (21)PIRQ#G(19,20)
SD_DREQ (21)
AC_SDIN0 (15)
AC_BITCLK (15)
AC_RST# (15)
AC_SDOUT (15)
AC_SYNC (15)
ICH_PCLK(13)
SDD[0..15] (21)
PDD[0..15] (21)
PGNT#5(20)
PREQ#5(20)BRD_ID1(28)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
1.5V
Close A8 of ICH5.
800mV
H/W Project Engineer : Prudence WangMSI H/W Project Leader : Andy Chen
Support Internal VCCSUS1_5 regulator install R102.
VISE (MS-6715) 0C
Intel ICH5 - Other Signals
MICRO-STAR INt'L CO., LTD.
12 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
LPC_AD0
HL4
EE_DO
RSMRST#HL1
HL10
HL8
HL6
USB_BIAS
SATA_BIAS
LPC_AD1
LAN_RST#
HL0
HL3
LPC_AD2
HL9
HL7
HL2
HL5
PWROK
LPC_AD3
RTC_XO
INTERVEN
RSMRST#
PWRBTN#
VCC_AGP VCCP
VBAT
VCC_AGPVBAT
VCC5_SB
3VSB
0.01u_X7RC32 18p-NPOC41
R83 300
R99 22R98 22.6RST
R84 24.9RST
C34 0.1u_X7R
0.01u_X7RC33
R10510M
Y132.768KHz-12.5pF-20PPM
CB63 0.1u_X7R
18p-NPOC3850V
R102 390KR628 X_10K
U3B
Intel ICH5CRITICAL
C10C9
C11
E10
D9E9
B12
AA1
D10
B10A12
B11B9
C23D23
A22B22
C21D21
A20B20
C19D19
A18B18
C17D17
A16B16
C15D15D14C14
B14A14D13C13
A24B24
F24
H20H21J20H23M23M21N21M20L22J22K21G22
K23
J24
N22
N24
L20
L24
AC7AD7AC9AD9
AC5AD5
AA8AB8AA10AB10
Y11Y9
T4U5R2F23
T5R4R3U4
AD2AD1
AA2AD3
V23U24R21R23U23R22V24
P22T24P23T22
R24P20
Y4
AC12P24R20
U1AA12AB13
W1U2AA3
AD10
Y12V5AC3
F20
AC11
AB12
AB3E24
A8
W14
E16
AD
11
AA
6A
B6
C24
R15
R19
T19
A11
R5
U3
Y2
W4
W5
U21
T20
U22
R1
U20
F22
AC
1
W3
V3
W2
T1 G23
F21
AB
1
AB
2
Y1
T2 T21
G6
G20
G24
H1
H19
H22
J6 J21
J23
K3
K11
K14
K20
K22
K24
L10
L11
L12
L13
L14
L15
L21
L23
M1
M5
M11
M12
M13
M14
M22
M24
N11
N12
N13
N14
N20
P1
P10
P11
P12
P13
P14
P15
P21
R11
R14
T23
T3 T6 U19
V1
V21
W16
W18
Y3
Y6
Y7
Y8
Y10
LAN_RXD0LAN_RXD1LAN_RXD2
LAN_CLK
LAN_TXD0LAN_TXD1LAN_TXD2
LAN_RST#
LAN_RSTSYNC
EE_CSEE_SHCLK
EE_DINEE_DOUT
USBP0PUSBP0N
USBP1PUSBP1N
USBP2PUSBP2N
USBP3PUSBP3N
USBP4PUSBP4N
USBP5PUSBP5N
USBP6PUSBP6N
USBP7PUSBP7N
OC0#OC1#OC2#OC3#
OC4#/GPI9OC5#/GPI10OC6#/GPI14OC7#/GPI15
USBRBIASUSBRBIAS#
CLK48
HI0HI1HI2HI3HI4HI5HI6HI7HI8HI9HI10HI11
HI_STBF
HI_STBS
CLK66
HIRCOMP
HI_VSWING
HIREF
SATA0RXPSATA0RXNSATA1RXPSATA1RXN
CLK100PCLK100N
SATA0TXPSATA0TXNSATA1TXPSATA1TXN
SATARBIASPSATARBIASN
LFRAME#LDRQ0#
LRDQ1#/GPI41SERIRQ
LAD0LAD1LAD2LAD3
SMBCLKSMBDATA
SMLINK1SMLINK0
A20M#FERR#
IGNNE#INIT#INTRNMI
SMI#
CPU_SLP#STPCLK#
RCIN#A20GATE
DPSLP#DPRSLPVR
PWRBTN#
PWROKCPUPWRGD/GPO49VGATE/VRMPWRGD
SYS_RESET#RTCRST#RSMRST#
SLP_S3#SLP_S4#SLP_S5#
INTERVEN
INTRUDER#LINKALERT#
SMBALERT#/GPI11
CLK14
RTCX1
RTCX2
RI#SPKR
V5R
EF
V5R
EF
V5R
EF_
SU
S
VC
CR
TC
VC
CS
ATA
PLL
VC
CS
ATA
PLL
VC
CU
SB
PLL
V_C
PU
_IO
V_C
PU
_IO
V_C
PU
_IO NC
AG
PB
US
Y#/
GP
I6G
PI7
GP
I8G
PI1
2G
PI1
3
STP
_PC
I#/G
PO
18S
LP_S
1#/G
PO
19S
TP_C
PU
#/G
PO
20C
3_S
TAT#
/GP
O21
CP
UP
ER
F#/G
PO
22S
SM
UX
SE
L/G
PO
23C
LKR
UN
#/G
PIO
24
GP
IO25
GP
IO27
GP
IO28
GP
IO32
GP
IO33
GP
IO34
SU
S_S
TAT#
BA
TLO
W#
SU
SC
LK
THR
M#
THR
MTR
IP#
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
D
R864 330
R863 4.7K
FERR# (6,28)
FAUD_DET#(15)
RSTBTN# (24)
SATA_RX0 (24)
PWRBTN# (14)
HL_STRF(10)
USB4+(22)
RTC_RST# (28)
SMB_ALERT# (28)
USB5-(22)
USB1-(22)
OC#1(22)
IGNNE# (6)
LPC_DRQ#0 (14)
SM_LINK1 (20,28)USB4-(22)
SLP_S3# (14,25)
SMBCLK (16,28)
INTR (6)
SIO_SMI#(14,28)
CSA_PME#(28)
SPKR (15)
SLP# (6)
H_COMP(28)
SATA_RX#0 (24)
LPC_AD[0..3] (13,14,24)
A20GATE (14,28)
HINIT# (6)
SATA_TX#0 (24)
USB0-(22)
ICH_TRMTRIP# (28)
BATTLOW# (28)SUS_STAT# (28)
SM_LINK0 (20,28)USB5+(22)
HL_STRS(10)
PSWRD (14,28)
STPCLK# (6)
RSMRST# (14,28)
SATA_TX#1 (24)
SATA_100 (13)
USB_48(13)
NMI (6)SMI# (6)
RI# (14,28)
SATA_100# (13)
KBRST# (14,28)
SATA_RX#1 (24)
HL11(28)
SERIRQ (14,24,28)USB2+(22)USB2-(22)
OC#3(22)
EE_DO(28)
CHASIS_ID0 (24)CHASIS_ID1 (24)
5VREF(28)
USB1+(22)
H_SWING(28)
USB0+(22)
USB3-(22)
LPC_FRAME# (13,14,24)
CPU_GD (6)
SATA_RX1 (24)
ICH_66(13)
USB3+(22)
THERM# (28)
HL[0..10](10)
SUSCLK (14,24)
SATA_TX1 (24)
H_VREF(28)
A20M# (6)
SMBDATA (16,28)
SATA_TX0 (24)
SLP_S4# (14,25)
VRM_GD (27)
CHASIS_ID2 (24)
FRONT_USB_DET#(22,28)OC#7(28)
OC#2(22)
ICH_GD (8,28)
PROCHOT_LTCHD (24)
HOOD_SENSE# (14,23)LNK_ALERT# (28)
LPC_DRQ#1 (24)
PS_DETECT(23,28)
PROC_HOT#(24)
FAN_CMD (28)
SATALED# (26)NIC_ENABLE# (22)
SLP_S5# (14)
ICH_14 (13)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H/W Project Engineer : Prudence WangMSI H/W Project Leader : Andy Chen
Firware Hub (FWH)
Place Cap. as Close to every pin of FWH< 250 mil.
FWH Decoupling Capacitors
HIGHLOW
Un_protectedProtected
BIOS Update Config.
Default
BIOS PROTECT BLOCK
FWH Strapping Resistors
ALE
EMC HF filter capacitors, located close to PLL
Clock Generator - CY28405
Clock Generator VTT Power Down Block
Mounting Holes
Optics Orientation Holes
Simulation
Trace length less than 0.5inchs
VISE (MS-6715) 0C
CY28405 & FWH
MICRO-STAR INt'L CO., LTD.
13 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
MCH_66AGP_CLKICH_66
AGPCLKMCH66
PLL_XI
PLL_XO
ICH66
FS_SEL0
USB_48USB48DOT48 DOT_48
VCC3V
FWH_PCLK
INIT#TBL#
COIL_CONNFGPI1
HOOD_SW_DET
CPU_CLK#CPU_CLK
MCH_CLKMCH_CLK#
ITP_CLK#ITP_CLK
FGPI1
ICH_66MCH_66
AGP_CLK
USB_48DOT_48
SATA_100#SATA100 SATA_100SATA100# SATA_100#
SATA_100
COIL_CONN TBL#
BIOS_WP#
TBL#
BIOS_WP#RISER#1
RISER#1
VIDGD
VID_GD#PWR_DN#
VID_GD#
SIM2SIM1
IREF
CPU_CLK#CPU_CLK
MCH_CLKMCH_CLK#
ITP_CLK#ITP_CLK
MCHCLK#MCHCLK
ITPCLKCPUCLK#
ITPCLK#
CPUCLK
FWH_VPP
FWH_VPP
FWH_VPP_EN
FS_SEL1
BSEL0BSEL1
PCICLK2
PCICLK0LANPCLK
PCICLK1
FWHPCLKICHPCLK
FWH_PCLKSIOPCLK
PCICLK3
PCICLK0PCICLK1
PCICLK2
PCICLK4
LANPCLK
VCC3
VCC3VCC3
VCC3
VCC3
VCC3
+12V
VCC5
VCC3
VCC3
VCC3
VCC3
VCC3
FB2 80-0805-3A
R133 33R134 33
R136 33R137 33
Y214M-32pf-HC49S-D
CB640.1u_X7R
CB660.1u_X7R
CB650.1u_X7R
R106 49.9RSTR107 49.9RSTR108 49.9RSTR109 49.9RSTR111 49.9RSTR113 49.9RST
X_10p_NPOC42X_10p_NPOC43X_10p_NPOC44
X_10p_NPOC45X_10p_NPOC46
+
CT310u-16V
R120 33R121 33
R116 49.9RSTR118 49.9RST
R149 2.7K
R145 8.2K
R141 8.2K
R150 1K
R144 8.2K
R146 8.2K
BIOS1
BIOS_4MbitCRITICAL
303132
2345678
2827
2324
2221201918
2526
16 171514131211109
1
29FGPI4CLKVCC
RST#FGPI3FGPI2FGPI1FGPI0WP#TBL#
GNDAVCCA
FWH4INIT#
RFURFURFURFURFU
VCCGND
GND FWH3FWH2FWH1FWH0ID0ID1ID2ID3
VPP
IC(VIL)
R122 33R123 33R124 33
C510.1u_X7R
C520.1u_X7R
C530.1u_X7R
C550.1u_X7R
C470.1u_X7R
C480.1u_X7R
C490.1u_X7R
C500.1u_X7R
R147 8.2K
Q12N3904S
R126 1K
R129 X_1K
R140 1K
CB670.1u_X7R
(NPTH)
MH3123
4
567
89
(NPTH)
MH7123
4
567
89
(NPTH)
MH8123
4
567
89
(NPTH)
MH4123
4
567
89
(NPTH)
MH1123
4
567
89
(NPTH)
MH5123
4
567
89
(NPTH)
MH2123
4
567
89
(NPTH)
MH6123
4
567
89
FM9 FM10 FM11 FM13 FM15FM12
FM4FM2 FM6FM3 FM7 FM8FM5
J1 J2
FM1
R131 4.7K
R503 475RST
R110 33R112 33
R114 33R115 33
R117 33R119 33
FM24
FM23FM14
Q2NDS7002AS
Q4NDS7002AS
R153 4.7K
R152 8.2K
R135 10K
R138 33
U4
ICS952606 / CY28405CRITICAL
2
11
10
17
16
33
35
23
24
2526
28
293027
37
3436
434142
40 3839
20
47
4445
48
1
789121314151819
2122
3
6
4
5
3132
46
FS_B/REF1
PCI_GND
PCI_VDD
PCI_GND
PCI_VDD
VTT_GD#
SRC#
48_GND
48_VDD
VCH/3V66_4MODE#/3V66_2
3V66_GND
3V66_13V66_03V66_VDD
SRC_GND
SRC_VDDSRC
CPU_GNDCPU1#CPU1
CPU_VDD CPU0#CPU0
RST#/PWR_DN#
GND
CPU2#CPU2
VDD
FS_A/REF0
FS_C/PCI_F0FS_D/PCI_F1FS_E/PCI_F2
PCI0PCI1PCI2PCI3PCI4PCI5
DOT_48MUSB_48M
REF_VDD
REF_GND
X1
X2
SCLKSDATA
IREF
R139 10K
R625 1KR626 1K
22p_NPOC54
22p_NPOC56
JBIOS1
YJ102
12
R873 4.7KR495 4.7KR496 4.7KR497 4.7K
R125 33R127 33R130 33
R494 33
R492 33R493 33
R491 33
R132 33
R128 33
R548 33
MCH_66 (10)
SIO_14 (14)
USB_48 (12)DOT_48 (10)
SMB_CLK(17,18,23,28)SMB_DATA(17,18,23,28)
LPC_FRAME# (12,14,24)
LPC_AD3 (12,14,24)
LPC_AD0(12,14,24)LPC_AD1(12,14,24)LPC_AD2(12,14,24)
PCIRST_ICH5#(11)
SATA_100 (12)SATA_100# (12)
BIOS_WP#(14)
COIL_CONN (23)HOOD_SW_DET(23)
BSEL0 (6)
RISER_DET#(24)
RISER#1(19)
VID_GD (7)
GD_30MS (23)
AC_14 (15)
CPU_CLK (6)CPU_CLK# (6)
MCH_CLK# (8)MCH_CLK (8)
ITP_CLK# (28)ITP_CLK (28)
ICH_66 (12)AGP_CLK (19)
BSEL1 (6)ICH_14 (12)
ICH_PCLK (11)
SIO_PCLK (14)
PCI_CLK2 (20)
PCI_CLK4 (19)PCI_CLK3 (19)
LAN_PCLK (16)
SEC_PCLK (24)
PCI_CLK0 (20)PCI_CLK1 (20)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
LPC SUPER I/O LPC47B387 SERIAL PORT 1
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
FLOPPY CONNECTORLPC I/O STRAPPING RESISTOR PASSWORD CLEAR
PS2 KEYBOARD & MOUSE CONNECTOR
BRD_V0, BRD_V1 PULLDOWN FOR INITIAL VERSION.
ONOFF CLEAR
PASSWORD CLEAR FunctionNORMAL
SERIAL PORT 2
PARALLAL PORT
Bit0 of 0xF0 of Device A setup 0.
VISE (MS-6715) 0C
LPC SUPER I/O & CONNECTORS
MICRO-STAR INt'L CO., LTD.
14 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
NCTSA#NDTRA
NDSRA#NSINA NRTSANSOUTA
NDCDA#
HEAD#RDDATA#
WRDATA#
MOA#
DSA#
WP#
WE#
DSKCHG#
DRVDEN0
MOB#DIR#
DSB#
INDEX#
STEP#
TRACK0#
TRACK0#
FDD_2M
INDEX#
RDDATA#DSKCHG#
WP#
KB_CK
MS_DT
MS_CK
KB_DTKBDAT#
KBCLK#
MSCLK#
BRD_V0BRD_V1
SKTOCC#
FDD_2M
U5_1
U5_10
WORD
MSDAT#
MB_ADPT_DET#
MB_DEV_DET#
HOOD_UNLOCK#PWRBTN#HOOD_LOCK#GD_10MSGD_30MS#PWRGDA
MR#
COMM_B_DET#
L1
F1
CTSB#DSRB#SINBDCDB#
NRTSBNDTRB
U5_10
NRTSB
NRIB#
NDSRB#NCTSB#
NDTRB
NDCDB#NSOUTBNSINB
U5_1
NDCDB#
NDSRB#
SOUTB
RTSB#DTRB#
NSINB
NCTSB#
NDCDB# NDSRB#NRTSB
NSOUTBNDTRB NRIB#
NSINB
COMM_B_DET#
NCTSB#
NSOUTB
NRIA#
PE
PRND7
PRND1
AFD#ERR#
SLIN#
PRD0
PRND7
PRND1PRND0
AFD#
PINIT#
PRND4
BUSY
PRND3
SLCT
PRND5
ACK#
STB#
PRND6
PRD7
BUSY
SLCT
PE
ERR#
ACK#
PINIT# PRND0
PRND2
PRND2SLIN#
STB#
RSTB#
PRD3PRD4
PRD6PRD5
PRD2PRD1
PRND3PRND4
PRND6PRND5
CTSA#
DIR#
LPC_AD3
SINA
LPC_AD1
MOA#
MSDAT#
AVS
PRD5
ERR#
SOUTB
STEP#
RTSB#
PRD7
DRVDEN0
DTRB#
ACK#
DSA#
INDEX#
PRD2
RIB#
RSTB#
DCDA#
AFD#
PRD1
TRACK0#
HEAD#
WP#
PRD3
SLIN#
MOB#
DSKCHG#
WE#
PRD0
DSRB#
DTRA#
KBCLK#
RTSA#
LPC_AD0
WRDATA#
MSCLK#
LPC_AD2
DSRA#
BUSY
KBDAT#
PINIT#
DCDB#
RIA#
RDDATA#
PRD4
PRD6
PD#DSB#
SOUTA
12VIN
CTSB#SINB
PS_ON#PWRBTN#
PWRGDA
GD_30MS#GD_10MS
SIO_TRMTRIP#
MB_POWER_ON#
HOOD_UNLOCK#HOOD_LOCK#
MB_DEV_DET#
FDD_2M
BRD_V1
MR#
BRD_V0
SYSOPT
SEC_TPM_PRES
MB_ADPT_DET#
GP25SKTOCC#
MB_POWER_ON#
COMM_B_DET#
12VIN
IDEA_RST#IDEB_RST#
LPT_VC
5V_USB_AUX5V_USB_MAIN#
SIO_TRMTRIP#
GP25DDRC
SYSOPT
NDCDA#
NSOUTA
NDSRA#NRTSA
NDTRANCTSA#
NSINA
NRIA#
NCTSA#
NDSRA#
DTRA#
RTSA#SOUTA
NSINA
NDCDA#DSRA#SINACTSA#
NRTSANSOUTANDTRA
DCDA#
SEC_TPM_PRES3V_SW_CTRL#
PESLCT
VCC5
VCC3VCC3
VCC3
+12V
-12V
VCC3
VBAT
VCC3
VCC3
VCC3
VCC3
VCC3
USB_STR
VCC5
VCC5
3VSB3VSB3VSB3VSB
3VSBVCC3
VBAT
VCC3
+12VVCC5
3VSB
VCC3
+12VP
VCC5VCC5
VCC3
VCC3VCC3
VCC5
VCC5_SBVCC5_SBVCC5_SB
D3 1N4148S
D2 1N4148S
R173 150
R184 150
R176 150
R181 150R178 150
R187 1K
CN7180p_NPO
1 3 5 7
2 4 6 8
RN124.7K
12
34
56
78
FS11.1A-microSMD110POLY SWITCH
FB5 80-0805-3A
R165 1KR169 1K
R166 X_4.7KR170 X_4.7K
R168 10M
R1621K
PSWD1
YJ102
12
R191 4.7K
R186 4.7K
R182 2.7KR177 4.7K
R185 4.7K
R190 X_8.2K
R180 4.7KR179 2.7K
R183 4.7K
R189 8.2K
R174 4.7K
C620.1u_X7R
FB4 120-600mA
FB7 120-600mA
FB8 120-600mA
FB9 120-600mA
CN1180p_NPO
1357
2468
CN2180p_NPO
1357
2468
C630.1u_X7R
R167 330
CN-BH-D2x17-2:3.5-BK
FDD1
1 246
7 89 10
11 1213 1415 1617 181921 2223 2425 2627 2829 3031 3233 34
20
CN11180p_NPO
1357
2468
CN12180p_NPO
1357
2468
COM2
PIN2*5
1 23 4
67 89
5
10
U29
PAC SZ1284CRITICAL
128
10
1215
24
2728
34679
111314
2625232119181716
20
22
5
RCD1RCD2RCD3RCD4
RCD5RCD6
RRCD9N
RCD7RCD8
RRCD1PRRCD2PRRCD3PRRCD4PRRCD5PRRCD6PRRCD7PRRCD8P
RRCD1NRRCD2NRRCD3NRRCD4NRRCD5NRRCD6NRRCD7NRRCD8N
VCC
GND
RRCD9P
C600.1u_X7R
R172 1M
CB71 0.1u_X7R
R155 4.7K
R163 1.78KSTR161 13KST
CB740.1u_X7R
CB730.1u_X7R
CB720.1u_X7R
FB6 120-600mA
U6
SMSC LPC47B387
273031262528
21222324
4
5
105106
107
108
109
1
18
23
7
12
1011
813
36
3714
38
9
17
48
3953
100
111
29
51
58
404142
50
43
3334
35103
102 1620
4547
49
52
1218019
99
60617062
64
656667687172736963
8384858688899091929394958281969798
5556
118112116119114113115117
120123127122125124126128
797874757677
15
44
54
6325787
59
46
101
104
110
LRESET#LCLKSERIRQLDRQ#LFRAME#LPC_PD#
LAD0LAD1LAD2LAD3
PWRGOODA
RSMRST#
PWRGD_10M/IRQ9/GP75PWRGD_30M#/IRQ10/GP76
5VIN
MR#
12VIN
PWRBTN_IN#/GP62
GPRST2#/GP61
SLP_S3#/GP63SLP_S5#/GP64
PDS_EN/FAN_TACH1/GP85
VSS6
PWRBTN_OUT#/GP66PS_ON#/GP67
COLOR/GP30BLINK_GR/GP31
PME_IN#/GP13
3V_SW_AUX/WOL#/GP14IO_PME#/GP42
3V_SW_MAIN#/EVENT5#/GP15
VTR2
GPRST1#/GP60
CPUOCC1#/GP26
S3_3V_CTRL#/EVENT6#/GP16THERMTRIP#/GP32
USB_PWR#/ROFF/IRQ3/GP70
IO_SMI#/GP46
DDRC/GP43
HDUNLCK#/GP45
MTR1#/GP36
GP17GP20/P17GP21/P16
HDLOCK#/GP44
GP22/P12
GPRST3#/GP10GPRST4#/GP11
FAN_TACH2/GP12FAN_TACH3/IRQ6/GP73
5V_USB_MAIN#/IRQ5/GP72 SUSCLKCLK_14M
SYSOPT/GP24INTRUDER#/GP25
CPUOCC2#/GP27
AVSS
VCC3_1VCC3_2VCC3_3
VSS5
DRVDEN0/GP40DRVDEN1/IOCHCK#/GP41
INDEX#MTR#0
DS#0
DIR#STEP#
WDATA#WGATE#TRACK0#
WP#RDATA#HEAD#
DSKCHG#
PD0PD1PD2PD3PD4PD5PD6PD7
SLCTPE
BUSYACK#SLIN#INIT#
ERR#AFD#STB#
IRRX2/GP34IRTX2/GP35
RI#1RXD1
CTS#1DCD#1DSR#1
TXD1RTS#1DTR#1
RI2#/GP50RXD2/GP52/IRRX
CTS#2/GP56DCD#2/GP51DSR#2/GP54
TXD2/GP53/IRTXRTS#2/GP55DTR2#/GP57
GA20/GP37KBRST#/GP36
KBDATAKBCLK
MSDATAMSCLK
VTR1
RING#/GP23
WDO/GP33
VSS1VSS2VSS3VSS4
DS1#/GP37
VBAT
5V_USB_AUX/IRQ4/GP71
IRQ7/GP74
FAN_TACH4
CB70 1u-0805_Y5V
R188 4.7K
D121N4148S
0.01u_X7RC262
R648 1KR650 1K
D5 1N4148S
R854 1KR855 1K
R192 4.7K
R583 4.7KR649 4.7K
R856 10K
LPT1B
YCN25F-001-1
2627282930
31323334
LPT1A
YCN25F-001-1
123456789
10111213
141516171819202122232425
KB
MS
JKBMS1
YMD12P-1
12
3
4
56
78
9
10
1112
U5
TI75185-SOP20
234
16
7
15
119181714
56
20
1113
9
108
12
RIN1RIN2RIN3
DIN1
RIN4
DIN2
V+ROUT1ROUT2ROUT3ROUT4
DOUT1DOUT2
VCC
GNDDIN3
RIN5
V-DOUT3
ROUT5
U22
TI75185-SOP20
234
16
7
15
119181714
56
20
1113
9
108
12
RIN1RIN2RIN3
DIN1
RIN4
DIN2
V+ROUT1ROUT2ROUT3ROUT4
DOUT1DOUT2
VCC
GNDDIN3
RIN5
V-DOUT3
ROUT5
C57 0.1u_X7R
C217 0.1u_X7R
R553 10KR871 1K
PSWRD (12)
NRIB# (21)NRIA# (21)
HOOD_SENSE#(12)
BIOS_WP# (13)
SUSCLK (12)
KBRST# (12)A20GATE (12)
SIO_14 (13)
SERIRQ(12,24,28)LPC_DRQ#0(12)
LPC_AD[0..3](12,13,24)
LPC_FRAME#(12,13)
SIO_PCLK(13)
PS_ON#(24)
RSMRST#(12)
PWRBTN#(12)PWBTIN#(24)
PWRGDA(8)
SLP_S3#(12)SLP_S4#(12)
GD_10MS(27,28)
SIO_TRMTRIP#(28)
SIO_SMI#(12)PCI_PME#(16,19,20)
PCIRST#1(16,19,20)PCIRST#2(19)
ATADET1(21)ATADET0(21)
MB_POWER_ON#(23)
HOOD_LOCK#(23)
MR#(28)
3V_SW_AUX(26)3V_SW_MAIN#(26)
IDEA_RST#(21)IDEB_RST#(21)
5V_USB_AUX(25)5V_USB_MAIN#(25)
GD_30MS#(23)
PCIRST_ICH5#(11)
SYS_FAN(23)CPU_FAN(23)
SLP_S5#(12)
RIA# (21)
RIB# (21)
3V_SW_CTRL#(25)
SEC_TPM_PRES(24)
MB_ADPT_DET#(23)
HOOD_UNLOCK#(23)
SYSMAG_INT (23)
SKTOCC#(6)
FAN_CLAMP (23)
PLED(24)SUSLED(24)
RI#(12)
MB_DEV_DET#(23)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
AUDIO CODE REGULATORS
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
CODEC AD1981A
2.54mm(White)
CD IN
(Black)
AUX IN
2.54mmInternal Speaker
FRONT AUDIO
COPPER
VISE (MS-6715) 0C
AC97 AUDIO - AD1981A/B
MICRO-STAR INt'L CO., LTD.
15 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
HP_LOUT
R371
R374
MIC_PWR2
MIC_PWR1
MICIN2
CD_L
CD_GND
AUXL
CDL
CDG
AUX_L
CD_R
AUX_R AUXR
CDR
SPKR_OUTR_SPKR
MONO_RL MONO_O
MIC_BIAS
HP_R
MIC_IN
HP_L
CD_GND
ID1#
IN_L
HP_ROUT
U19_6
AUX_R
S_PDIF
MIC_IN2
ID0#
MIC_IN
AUX_L
CD_L
CD_R
IN_R
MONO_OUT+AMP_VCCMONO_OUT
VOL_CTRL
MONO_OUT-
U19_30U19_29
U19_32U19_31
MIC2
MONO_L
OUT_R
MONO_R
OUT_L
MONO_R_RMONO_L_R
JS1VIDEO_R
INR
INL
HP_RO
FAUD_DET#
FAUD_DET#
HP_ROUT
HP_LOUT HP_L
HP_R
HP_LO
OUT_R
OUT_L
MICIN MIC1
R531
R530
C_RC_G
JS0
JS1
S_PDIF HP_L
C_L
AC_VREF
U19_34U19_33
MIC_IN_RMIC_IN_L
MIC_BIAS
OUT_L
MIC_PWR3
MONO_RMONO_L
+5VR
VCC3
+5VR
+5VR
+5VR +12V
+5VR
+5VR
+5VR
+12V
+5VR
VCC3
+5VR
+5VR
C85 0.1u_X7R
R212 2.2K
R194 1KR193 1K
C80 0.1u_X7R
R220 4.7K
R226 4.7K
C93 1u-0805_Y5V
C96 1u-0805_Y5V
C98 1u-0805_Y5V
R221 4.7K
CD1
YJ104-B1234R228 2.7K
R230 4.7K
C95 1u-0805_Y5V
C91 1u-0805_Y5V
INTL_SPK1
SIP2B12
R238 20KR237 100K 0.01u_X7RC100
R22913KST
FB11 0-0805
R225 20KC94 1u-0805_Y5VR224 20K
R231 20K
AUX1
YJ104-BY1234
R2363.4KST
0.01u_X7RC101
C67 0.1u_X7RAUDIO1
FRONT_AUDIO
1 23 4
5 67 89 10
MIC GNDAMIC_VCC VCCA
FPOUT_R RET_RDET# KEYFPOUT_L RET_L
U8
TDA7056AT(3W)
576
15
414
17
12389
10
111213181920
VIVCS_GNDP_GND
VCCOUT+
OUT-
NC1NC2NC3NC4NC5NC6
NC7NC8NC9
NC10NC11NC12
C700.1u_X7R
VR1LM78L05-SOT89
3
2
1
4
OUT
GN
DIN
GN
D
CB780.1u_X7R
CB770.1u_X7R
270p_X7RC74
270p_X7RC75
270p_X7RC73
270p_X7RC72
C82 4.7u-0805_Y5V
CB750.1u_X7R
C691u-0805_Y5V
C650.1u_X7R
+
CT7X_100u-25V
FB10 0-0805
R205 X_4.7KR206 4.7K
C76 1u-0805_Y5V
C78 1u-0805_Y5V
C680.1u_X7R
CB790.1u_X7R
LINE_IN
J3BPHONE_JACK
1110
12
1813
LINE_OUT
J3APHONE_JACK
76
8
179
MIC_IN
J3CPHONE_JACK
21
4
35
1516
14
R2224.7K
R23910K
C90470p_X7R
R210 8.2K
+CT6 100u-16V
+CT5 100u-16V
270p_X7RC83
R217 2.2K
270p_X7R
C219
270p_X7R
C220270p_X7RC221
C660.1u_X7R
R195 X_1K
R505 2.2K
R513 47
R199 47X_47p_NPOC234
R202 4.7KR203 4.7K
R207 4.7KR208 4.7K
R2344.7K
R2234.7K
C77390p_X7R
R23510K
C223470p_X7R
R22710K
AD1981A/B
U7
ADI-AD1981BCRITICAL
1
23
4
5
6
7
8
9
10
11
12
13 14 15 16 17 18 19 20 21 22 23 24
25
26
27
28
2930
3132
3334
3536
48 47 46 45 44 42 41 40 3943 38 37
DVDD1
XTL_INXTL_OUT
DVSS1
SDATA_OUT
BIT_CLK
DVSS2
SDATA_IN
DVDD2
SYNC
RESET#
PC_BEEP
PH
ON
E
AU
XL
AU
XR
VID
EO
LV
IDE
OR
CD
LC
DG
ND
CD
R
MIC
1M
IC2
LIN
LLI
NR
AVDD1
AVSS1
VREF
NC
AFILT1AFILT2
VRADVRDA
NCNC
LOUTLLOUTR
NC
NC
TES
T6TE
ST5
TES
T4
AV
SS
2
DA
CO
UTR
TES
T2D
AC
OU
TL
TES
T1
AV
DD
2M
ON
O
C970.1u_X7R
C92470p_X7R
270p_X7RC87
R2324.7K
CB760.1u_X7R
R2332.7K
0.01u_X7RC64
+
CT410u-16V
R211 0
R556 0
R209 4.7K
R219 4.7K
C84 4.7u-0805_Y5V
R586 4.12KSTC255 0.22u_Y5V
R268 2.2KR554 1.5KC250 4.7u-0805_Y5V
C259 1u-0805_Y5VC260 1u-0805_Y5V
0.01u_X7RC218
R196 X_3.3K
R555 X_130RST
R218 0
R201 0
R204X_470
R213X_470
C79390p_X7R
R504 X_130RST
FB39 120-0805
FB40 120-0805
AC_BITCLK(11)
AC_SDIN0(11)AC_RST#(11)
AC_SDOUT(11)AC_SYNC(11)
SPKR(12)
AC_14(13)
FAUD_DET#(12)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H/W Project Engineer : Prudence WangMSI H/W Project Leader : Andy Chen
LAN EEPROM
LAN PLL VOLTAGE BLOCK
LAN Decoupling Capacitors
LAN AVDDL VOLTAGE BLOCK
LAN AVDD VOLTAGE BLOCKClose chipset, and trace length is less than 20mils.
PAM-5code
LAN VOLTAGE REGULATION
Voltage drop to prevent heat generate from BCP69within 1.3V Vce. Demo board measure over90degreeC within normal NWTEST in one client.
88mA@ 0.564W
700mA@ 0.840W
0.7inch square to dissipate the heat.
1.5inch square to dissipate the heat.If use Motorola MJD45H11
If use Motorola MJD45H11
These transistors must away from the BCM7052 with 1.5inch.
Vf=650mV whenId=650mA
BCM4401NOT INSTALL
R244,R245,R246,R247U10,Q14,Q15,DZ3
U31INSTALL
For 5705M only
Delete
VISE (MS-6715) 0C
Broadcom BCM5702
MICRO-STAR INt'L CO., LTD.
16 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
LAN_TRST#
RDAC
EE_DATA
TR_D1-
1G_LED#
TR_LED
TR_D3-
TR_D2-
TR_D0-
NC1NC2
AVDD
AVDDL
AVDDL
AVDD
L_XI
XOL_XO
CTL25
CTL12
VDD_BIAS
VAUX
EE_DATAEE_CLK
EE_DIEE_DO
EE_DI
EE_DATA BWP#
PLL_VDD2
PLL_VDD3PLL_VDD2
CLKRUN#
LOW_PWR
TR_D2+
TR_D0+
TR_D1-
TR_D3-
TR_D1+
TR_D2-
TR_D3+
TR_D0-
100_LED#1G_LED#
EE_SCLK
TR_D0+
C_BE#0
AD3
AD31
AD13
C_BE#2
AD10
AD8
EE_DO
AD23
TR_D1+
AD20
AD12
C_BE#3
100_LED#
TR_D3+
CTL12
AD30
EE_CS#
TR_D2+
AD11
AD27
AD17
AD2
EE_CLK
AD22AD21
AD19
AD7
AD4
BWP#
AD16
AD6
EE_CLK
CTL25
C_BE#1
AD28
AD18
AD15AD14
AD1AD0
AD26
AD5
AD29
AD25AD24
AD9
VDD_PCI
VDD_PCI
LAN2_5 LAN1_2
VCC5
LAN2_5
LAN1_2
LAN2_5
LAN1_2
LAN2_5LAN1_2
LAN1_2
LAN2_5
LAN2_5
LAN2_5
LAN1_2
LAN2_5
LAN1_2
3VSB
3VSB
3VSB
3VSB
3VSB3VSB
3VSB
3VSB
3VSB
3VSB
LAN2_5
3VSB3VSB
3VSB3VSB
VCC3
3VSB
R253 1.24KST
R258 4.7KR257 4.7K
FB12 80-0805-3A
C1050.1u_X7R
C1062.2u_Y5V
FB13 80-0805-3A
C1070.1u_X7R
C1082.2u_Y5V
FB14 80-0805-3A
C1102.2u_Y5V
R254330K
18p_NPOC102
18p_NPOC103
Y325M-18pF-30ppm-HC49S
R255 0
R256 4.7RST
CB960.1u_X7R
CB1060.1u_X7R
CB820.1u_X7R
0.01u_X7RCB115
R260 X_0
0.01u_X7RCB109
0.01u_X7RCB83
CB1040.1u_X7R
CB910.1u_X7R
R261 X_0
CB920.1u_X7R
0.01u_X7RCB87
0.01u_X7RCB85
Q14MJD45H11-TO252CRITICAL
Q15MJD45H11-TO252CRITICAL
0.01u_X7RCB1220.01u_X7R
CB116
+
CT910u-16V
+
CT1010u-16V
0.01u_X7RCB110
U31
X_AT93C46CRITICAL
1234
8765
CSSKDIDO
VCCNC
ORGGND
R251 1KR252 1K
R250 X_1K
CB810.1u_X7R
R557 0
R561 X_300
R560 X_300
R558 X_330
R244 49.9RSTR245 49.9RST
R243 49.9RSTR242 49.9RST
R241 49.9RST
R247 49.9RST
R240 49.9RST
R246 49.9RST
R249 330R248 330
CB3390.1u_X7R
R629 X_10KR630 X_10K
C1040.1u_X7R
CB800.1u_X7R
U9
Broadcom BCM5705CRITICAL
N7M7P6P5N5M5P4N4P3N3N2M1M2M3L1L2K1E3D1D2D3C1B1B2B4A5B5B6C6C7A8B8
M4L3F3C4
F2F1G3H3H1
J1J2A2
C3J3
A4
H2
A6
A3
C2
D12B12A12C12D11
F4
B13B14
C13C14
D13D14
E13E14
C10
B11C11
H12K13J13
H13G12
G13G14
A10C9
M10P10
P1G2A1
G11
H11
A14
J12
D10
E10
E11
N11
N10
K14
L13
P11
A11
F11
K12
L12
A7
B3
C5
E1
E4
G1
K3
L4 N6
P2
E12
H5
H6
H7
H8
J5 J6 J7 J8 J9 J10
K5
K6
K7
K8
K9
K10
M14
L5 L10
N14
P8
P12
P13
P14
A13
F14
F13
F12
H14
P7
J14
B7
D4
D5
D6
D7
D8
D9
E2
E5
E6
E7
E8
E9
F5 F6 F7 F8 F9 F10
G4
G5
G6
G7
G8
G9
G10
K2
H9
M12
M13
M6
L6 L9 N1
N12
N13
H4
H10
J4 J11
K4
K11
L7 L8 L11
L14
M8
M9
M11
N8
N9P9
C8
A9
B9B10
AD0AD1AD2AD3AD4AD5AD6AD7AD8AD9AD10AD11AD12AD13AD14AD15AD16AD17AD18AD19AD20AD21AD22AD23AD24AD25AD26AD27AD28AD29AD30AD31
C_BE#0C_BE#1C_BE#2C_BE#3
FRAME#IRDY#TRDY#DEVSEL#STOP#
PARPERR#SERR#
REQ#GNT#
IDSEL
INTA#
PME#
PCICLK
PCI_RST#
TDITDOTMSTCKTRST#
M66EN
TR_D0+TR_D0-
TR_D1+TR_D1-
TR_D2+TR_D2-
TR_D3+TR_D3-
REG_SEN25
REG_SUP25REG_CTL25
GPIO0GPIO1GPIO2
SPD100LEDB#SPD10000LEDB#
LINKLEDBTRAFFICLEDB
SMB_CLKSMB_DATA
EECLKEEDATA
VESD1VESD2VESD3
SO
CS#
BIASVDD
VAUX/PRSNT
RDAC
SI
SCLK
XI
XO
VD
DP
VD
DP
VD
DP
VD
D_I
OV
DD
_IO
VD
D_I
OV
DD
_IO
VD
D_P
CI
VD
D_P
CI
VD
D_P
CI
VD
D_P
CI
VD
D_P
CI
VD
D_P
CI
VD
D_P
CI
VD
D_P
CI
VD
D_P
CI
VD
D_P
CI
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
VD
DC
AV
DD
AV
DD
AV
DD
LA
VD
DL
VD
D_P
LL2
VD
D_P
LL3
VD
D_X
TAL
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
GN
DG
ND
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC/EEDINNC/EEDOUT
DC
REG_SEN12
REG_SUP12REG_CTL12
R865 0
R866 X_0
R559 1K
U10
AT24C256CRITICAL
123
4
56
7
8A0A1A2
VSS
SDASCL
WP
VCC
CB1050.1u_X7R
FRAME#(11,19,20)
PCIRST#1(14)
SERR#(11,19,20)
IRDY#(11,19,20)
SMBDATA (12,28)
LAN_PCLK(13)
PERR#(11,19,20)
STOP#(11,19,20)
AD[0..31](11,19,20,22)
PIRQ#E(11,20)
TRDY#(11,19,20)
SMBCLK (12,28)
DEVSEL#(11,19,20)
C_BE#[0..3](11,19,20)
PAR(11,19,20)
PCI_PME#(11,14,19,20)
TR_D0+ (22)TR_D0- (22)
TR_D1+ (22)TR_D1- (22)
TR_D2+ (22)TR_D2- (22)
TR_D3+ (22)TR_D3- (22)
100_LED# (22)1G_LED# (22)
TR_LED (22)
NIC_IDSEL(22)
PGNT#0(11)PREQ#0(11,20,24)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR DIMM1 DDR DIMM2
ADDR.=1010000B ADDR.=1010001B
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
DECOUPLING CAPACITORS
Place these decoupling capacitors close to VTT_DDR termination resistors.One decoupling capacitor for each R-pack.
DDR Terminational Resisitors
VISE (MS-6715) 0C
DDR DIMM 1 & 2
MICRO-STAR INt'L CO., LTD.
17 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
SMB_CLKSMB_DATA
MWE_A#MCAS_A#MRAS_A#
MDQS_A4
MDQM_A4
MWE_A#
MDQS_A1
MRAS_A#
MDQM_A0
MBA_A0
MDQM_A7
MA_A11MA_A10MA_A9
MA_A6
MDQS_A7MDQS_A6
MDQS_A3MDQS_A2
MA_A0
MDQS_A2
MDQM_A1
MBA_A1
MA_A8
MDQM_A6MDQM_A5MDQM_A4
MDQM_A1
MDQS_A3
MA_A7
MDQS_A4
MDQS_A0MDQS_A1
MCAS_A#
MDQS_A7
SMB_CLK
MDQM_A0
MDQM_A2
MDQS_A0
MDQM_A3
SMB_DATA
MDQM_A7
MA_A12
MDQS_A5
MDQM_A6
MDQM_A3
MDQS_A5MDQS_A6
MDQM_A5
MDQM_A2
MBA_A0MBA_A1
MDQ_A49
MDQ_A41
MDQ_A37
MDQ_A22
MDQ_A44
MDQ_A61
MDQ_A57
MDQ_A17
MDQ_A20MDQ_A19
MDQ_A56
MDQ_A48
MDQ_A55
MDQ_A46
MDQ_A30
MDQ_A53
MDQ_A58
MDQ_A62
MDQ_A29
MDQ_A1
MDQ_A40
MDQ_A36
MDQ_A21
MDQ_A31
MDQ_A45
MDQ_A52
MDQ_A26
MDQ_A23
MDQ_A32
MDQ_A42
MDQ_A47
MDQ_A43
MDQ_A24
MDQ_A50
MDQ_A34
MDQ_A27
MDQ_A16
MDQ_A54
MDQ_A35
MDQ_A28
MDQ_A51
MDQ_A38
MDQ_A33
MDQ_A59
MDQ_A39
MDQ_A18
MDQ_A25
MDQ_A3
MDQ_A60
MDQ_A2
MDQ_A0
MDQ_A63
MDQ_A14
MDQ_A7
MDQ_A11
MDQ_A5
MDQ_A15
MDQ_A13MDQ_A12
MDQ_A9
MDQ_A4
MDQ_A6
MDQ_A8
MDQ_A10
MDQ_A27
MDQ_A38MDQ_A37
MDQ_A4
MDQ_A33
MDQ_A63
MDQ_A40
MDQ_A54
MDQ_A35
MDQ_A53
MDQ_A34
MDQ_A30
MDQ_A21
MDQ_A51
MDQ_A55
MDQ_A23
MDQ_A9
MDQ_A52
MDQ_A14
MDQ_A25
MDQ_A49
MDQ_A39
MDQ_A46
MDQ_A2
MDQ_A11
MDQ_A60
MDQ_A5
MDQ_A45
MDQ_A41
MDQ_A48
MDQ_A22
MDQ_A61
MDQ_A15
MDQ_A8
MDQ_A28
MDQ_A62
MDQ_A13
MDQ_A3
MDQ_A19
MDQ_A47
MDQ_A24
MDQ_A26
MDQ_A32
MDQ_A1
MDQ_A56
MDQ_A36
MDQ_A18
MDQ_A57
MDQ_A12
MDQ_A59
MDQ_A7
MDQ_A42MDQ_A43
MDQ_A29
MDQ_A17
MDQ_A0
MDQ_A58
MDQ_A50
MDQ_A10
MDQ_A6
MDQ_A44
MDQ_A20
MDQ_A16
MDQ_A31
MA_A9
MAB_A1
MA_A11
MAB_A4
MA_A7MA_A6
MA_A1
MAB_A3MA_A2
MA_A5MA_A4
MAB_A5
MA_A0
MAB_A2
MA_A8
MA_A12
MA_A3
MA_A10
DDR_VREF1DDR_VREF1
MDQ_A47
MDQ_A42
MDQ_A62
MDQ_A50
MDQ_A59
MDQ_A61
MDQ_A43MDQ_A46
MDQ_A60
MDQ_A58
MDQ_A51
MDQ_A63
MDQ_A12
MDQ_A19
MDQ_A27
MDQ_A16
MDQ_A29
MDQ_A18
MDQ_A17
MDQ_A5MDQ_A1
MDQ_A25
MDQ_A26
MDQM_A4
MDQ_A7
MDQ_A39
MDQ_A9
MDQ_A24
MDQ_A6
MDQ_A40
MDQ_A22
MDQ_A3
MDQ_A28
MDQ_A44
MDQ_A34
MDQ_A21
MDQ_A13
MDQS_A4
MDQ_A2
MDQ_A35
MDQ_A38
MDQ_A31
MDQ_A30
MDQ_A8
MDQS_A1
MDQS_A2
MDQS_A3
MDQS_A0
MDQM_A3
MDQM_A1
MDQM_A0
MDQM_A2
MDQ_A0MDQ_A4
MDQ_A55
MDQS_A6MDQM_A6
MDQ_A54
MDQS_A7
MDQ_A48
MDQM_A5
MDQ_A56
MDQ_A52MDQ_A49
MDQS_A5
MDQ_A53
MDQM_A7MDQ_A57
MDQ_A45MDQ_A41
MDQ_A20MDQ_A23
MA_A5MA_A6MA_A9MA_A11MA_A12
MRAS_A#MWE_A#
MBA_A0
MCS_A#0
MAB_A2MA_A2MAB_A1MA_A1
MDQ_A10
MDQ_A32
MDQ_A15
MDQ_A36
MDQ_A37
MDQ_A14
MDQ_A33
MDQ_A11
MCAS_A#
MA_A4
MA_A0
MAB_A5
MA_A3
MCKE_A1
MCKE_A0
MA_A10
MAB_A3
MAB_A4
MA_A8
MCS_A#3
MA_A7
MCKE_A3MCKE_A2
MCS_A#1
MBA_A1
MCS_A#2
VCC_DDR
VCC_DDR
VCC_DDR
VCC_DDR
VCC_DDR
VCC_DDR
VCC_DDR
VTT_DDR
VTT_DDR
VTT_DDR
VTT_DDR VTT_DDR VCC_DDRVCC_DDR
VCC_DDRVCC_DDR
SIGNALS
POWER
DIMM2
DIMM-D184-BK
24689495989912131920105106109110232428311141171211233335394012612713113353555760146147150151616468691531551611627273798016516617017183848788174175178179
484341
1303732
12529
12227
141118115167
15715871
163
1617
1371387675
5952
113
65154
63
51425365667788647
97107119129149159169177140
1
44454951
134135142144
21111
9291
181182183
9010310
738467085
108120148168
82
184
3111826344250586674
1021019
173
223054627796104112128136143156164172180
15
176160152145139
818993
100116124132
DQ0DQ1DQ2DQ3DQ4DQ5DQ6DQ7DQ8DQ9
DQ10DQ11DQ12DQ13DQ14DQ15DQ16DQ17DQ18DQ19DQ20DQ21DQ22DQ23DQ24DQ25DQ26DQ27DQ28DQ29DQ30DQ31DQ32DQ33DQ34DQ35DQ36DQ37DQ38DQ39DQ40DQ41DQ42DQ43DQ44DQ45DQ46DQ47DQ48DQ49DQ50DQ51DQ52DQ53DQ54DQ55DQ56DQ57DQ58DQ59DQ60DQ61DQ62DQ63
A0A1A2A3A4A5A6A7A8A9A10/APA11A12/NCA13/NC
CS0#CS1#NC/CS2#NC/CS3#
CK0/NCCK0#/NCCK1/CK0CK1#/CK0#CK2/NCCK2#/NC
BA0BA1NC/BA2
CAS#RAS#
WE#
DQS0DQS1DQS2DQS3DQS4DQS5DQS6DQS7DQS8
DQM0/DQS9DQM1/DQS10DQM2/DQS11DQM3/DQS12DQM4/DQS13DQM5/DQS14DQM6/DQS15DQM7/DQS16DQM8/DQS17
VREF
MECC0MECC1MECC2MECC3MECC4MECC5MECC6MECC7
CKE0CKE1
SCLSDA
SA0SA1SA2
WPFETEN/NC
NC/RESET#
VDDVDDVDDVDDVDDVDDVDDVDDVDD
ID_VDD
SPD_VDD
GNDGNDGNDGNDGNDGNDGNDGNDGNDGND
NCNCNC
NC
VDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQ
VDDQ
GNDGNDGNDGNDGND
GNDGNDGNDGNDGNDGNDGND
SIGNALS
POWER
DIMM1
DIMM-D184-BK
24689495989912131920105106109110232428311141171211233335394012612713113353555760146147150151616468691531551611627273798016516617017183848788174175178179
484341
1303732
12529
12227
141118115167
15715871
163
1617
1371387675
5952
113
65154
63
51425365667788647
97107119129149159169177140
1
44454951
134135142144
21111
9291
181182183
9010310
738467085
108120148168
82
184
3111826344250586674
1021019
173
223054627796104112128136143156164172180
15
176160152145139
818993
100116124132
DQ0DQ1DQ2DQ3DQ4DQ5DQ6DQ7DQ8DQ9
DQ10DQ11DQ12DQ13DQ14DQ15DQ16DQ17DQ18DQ19DQ20DQ21DQ22DQ23DQ24DQ25DQ26DQ27DQ28DQ29DQ30DQ31DQ32DQ33DQ34DQ35DQ36DQ37DQ38DQ39DQ40DQ41DQ42DQ43DQ44DQ45DQ46DQ47DQ48DQ49DQ50DQ51DQ52DQ53DQ54DQ55DQ56DQ57DQ58DQ59DQ60DQ61DQ62DQ63
A0A1A2A3A4A5A6A7A8A9A10/APA11A12/NCA13/NC
CS0#CS1#NC/CS2#NC/CS3#
CK0/NCCK0#/NCCK1/CK0CK1#/CK0#CK2/NCCK2#/NC
BA0BA1NC/BA2
CAS#RAS#
WE#
DQS0DQS1DQS2DQS3DQS4DQS5DQS6DQS7DQS8
DQM0/DQS9DQM1/DQS10DQM2/DQS11DQM3/DQS12DQM4/DQS13DQM5/DQS14DQM6/DQS15DQM7/DQS16DQM8/DQS17
VREF
MECC0MECC1MECC2MECC3MECC4MECC5MECC6MECC7
CKE0CKE1
SCLSDA
SA0SA1SA2
WPFETEN/NC
NC/RESET#
VDDVDDVDDVDDVDDVDDVDDVDDVDD
ID_VDD
SPD_VDD
GNDGNDGNDGNDGNDGNDGNDGNDGNDGND
NCNCNC
NC
VDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQ
VDDQ
GNDGNDGNDGNDGND
GNDGNDGNDGNDGNDGNDGND
RN3356-0402
1 23 45 67 8
RN1856-0402
1 23 45 67 8
RN3756-0402
1 23 45 67 8
RN2356-0402
1 23 45 67 8
RN4056-0402
1 23 45 67 8
RN3156-0402
1 23 45 67 8
RN3956-0402
1 23 45 67 8
RN3556-0402
1 23 45 67 8
RN2056-0402
1 23 45 67 8
RN2556-0402
1 23 45 67 8
RN1656-0402
1 23 45 67 8
RN2756-0402
1 23 45 67 8
RN1456-0402
1 23 45 67 8
RN2956-0402
1 23 45 67 8
RN2156-0402
1 23 45 67 8
R588 56-0402
RN1356-0402
1 23 45 67 8
RN1556-0402
1 23 45 67 8
R587 56-0402
RN2447-0402
1 23 45 67 8
RN1956-0402
1 23 45 67 8
RN1756-0402
1 23 45 67 8
R589 56-0402R590 56-0402R591 56-0402R592 56-0402
R593 47-0402R594 47-0402R595 47-0402R596 47-0402R597 47-0402
R600 47-0402
R598 47-0402
R601 47-0402
R599 47-0402
RN2847-0402
1 23 45 67 8
RN3247-0402
1 23 45 67 8
RN3847-0402
1 23 45 67 8
RN3447-0402
1 23 45 67 8
RN3047-0402
1 23 45 67 8
CB1480.1u_Y5V-0402
CB1320.1u_Y5V-0402
CB1430.1u_Y5V-0402
CB1490.1u_Y5V-0402CB1540.1u_Y5V-0402
CB1330.1u_Y5V-0402CB1360.1u_Y5V-0402
CB1270.1u_Y5V-0402CB1300.1u_Y5V-0402
CB1530.1u_Y5V-0402
CB1260.1u_Y5V-0402
CB1390.1u_Y5V-0402CB1440.1u_Y5V-0402
CB1290.1u_Y5V-0402
CB1350.1u_Y5V-0402CB1380.1u_Y5V-0402
CB1580.1u_Y5V-0402
CB1590.1u_Y5V-0402
CB1630.1u_Y5V-0402CB1680.1u_Y5V-0402CB1730.1u_Y5V-0402
CB1640.1u_Y5V-0402CB1690.1u_Y5V-0402CB1740.1u_Y5V-0402
CB1240.1u_Y5V-0402
CB1250.1u_Y5V-0402
CB2070.1u_Y5V-0402CB1650.1u_Y5V-0402
CB1750.1u_Y5V-0402
CB1700.1u_Y5V-0402
+ CT511000u-6.3V
CB3430.1u_Y5V-0402
CB3420.1u_Y5V-0402
R51675RST
CB3460.1u_Y5V-0402
CB3450.1u_Y5V-0402
C1120.1u_Y5V-0402
R51775RST
CB3470.1u_Y5V-0402
C1110.1u_Y5V-0402
CB3550.1u_Y5V-0402
CB3570.1u_Y5V-0402
CB3560.1u_Y5V-0402
CB3590.1u_Y5V-0402
CB3580.1u_Y5V-0402
CB3620.1u_Y5V-0402
CB3610.1u_Y5V-0402
CB3600.1u_Y5V-0402
CB4610.1u_Y5V-0402CB4620.1u_Y5V-0402
CB4790.1u_Y5V-0402
CB4730.1u_Y5V-0402
CB4810.1u_Y5V-0402
CB4740.1u_Y5V-0402
CB4780.1u_Y5V-0402
CB4710.1u_Y5V-0402
CB4800.1u_Y5V-0402
CB4720.1u_Y5V-0402
CB4760.1u_Y5V-0402
CB4750.1u_Y5V-0402
CB4830.1u_Y5V-0402
CB4820.1u_Y5V-0402
+ CT11330u-6.3V
MCKE_A0(9)
MDQS_A[0..7](9)
MDQM_A[0..7](9)
MDQ_A[0..63] (9)
MCLK_A4(9)MCLK_A#4(9)
MCLK_A#3(9)MCLK_A3(9)
MCLK_A#5(9)MCLK_A5(9)
MCS_A#3(9)MCS_A#2(9)
MBA_A1(9)MBA_A0(9)
MRAS_A#(9)MCAS_A#(9)MWE_A#(9)
MCS_A#1(9)MCS_A#0(9)
MA_A[0..12](9)
MCKE_A1(9)MCKE_A2(9)MCKE_A3(9)
MCLK_A1(9)MCLK_A#1(9)
MCLK_A#0(9)MCLK_A0(9)
MCLK_A2(9)
MAB_A[1..5](9)
MCLK_A#2(9)
SMB_CLK(13,18,23,28)SMB_DATA(13,18,23,28)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR DIMM3 DDR DIMM4
ADDR.=1010010B ADDR.=1010011B
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
DDR Terminational Resisitors
DECOUPLING CAPACITORS
Place these decoupling capacitors close to VTT_DDR termination resistors.One decoupling capacitor for each R-pack.
VISE (MS-6715) 0C
DDR DIMM 3 & 4
MICRO-STAR INt'L CO., LTD.
18 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
SMB_CLKSMB_DATA
MWE_B#MCAS_B#MRAS_B#
MBA_B0MBA_B1
MDQM_B4
MWE_B#
MDQ_B53
MDQ_B50
MDQ_B31
MRAS_B#
MDQ_B26
MDQ_B9
MDQ_B7
MBA_B0
MDQ_B29
MDQ_B25
MDQ_B6
MDQ_B35
MDQ_B19MDQ_B18
MDQ_B16
MDQ_B13
MDQ_B8
MDQ_B2
MDQ_B54
MDQ_B36
MDQ_B15
MDQ_B11
MDQS_B7MDQS_B6
MDQS_B3MDQS_B2
MDQ_B57
MDQ_B42
MDQ_B33
MDQ_B14
MDQ_B62
MDQ_B56MDQ_B55
MDQ_B45
MDQ_B43
MDQ_B40
MDQ_B21
MBA_B1
MDQ_B28MDQ_B27
MDQ_B24
MDQ_B5
MDQM_B1
MDQ_B48
MDQ_B37
MDQ_B10
MDQ_B3
MDQ_B58
MDQ_B52MDQ_B51
MDQ_B4
MDQ_B0
MDQ_B63
MDQ_B59
MDQ_B39
MDQ_B32
MDQ_B30
MDQ_B22
MDQS_B4
MDQS_B0
MDQ_B47
MDQS_B1
MCAS_B#
MDQ_B34
MDQ_B17
SMB_CLK
MDQM_B0
MDQ_B60
MDQ_B46
MDQ_B41
MDQ_B1
SMB_DATA
MDQM_B7
MDQ_B23
MDQM_B6
MDQM_B3
MDQS_B5
MDQ_B49
MDQ_B20
MDQM_B5
MDQM_B2
MDQ_B61
MDQ_B44
MDQ_B38
MDQ_B12
MA_B8MA_B7
MA_B12
MA_B0
MA_B9
MA_B11MA_B10
MA_B6
DDR_VREF2
MDQM_B7
MDQS_B4
MDQS_B7
MDQM_B2
MDQS_B3
MDQM_B6
MDQ_B60
MDQS_B2
MDQM_B4
MDQ_B61
MDQS_B6
MDQ_B44
MDQ_B18
MDQ_B29
MDQ_B50
MDQ_B53
MDQ_B26
MDQ_B56
MDQ_B55
MDQ_B35
MDQ_B11
MDQ_B57
MDQ_B10MDQ_B15
MDQ_B27
MDQ_B33
MDQ_B25
MDQ_B16
MDQ_B48
MDQ_B14
MDQ_B3
MDQ_B1
MDQ_B7
MDQ_B0
MDQ_B21
MDQ_B37
MDQ_B49
MDQ_B4
MDQ_B54
MDQ_B34
MDQ_B39
MDQ_B8
MDQ_B22
MDQ_B17
MDQ_B28
MDQ_B36
MDQ_B9
MDQ_B5
MDQ_B51
MDQ_B40
MDQ_B30
MDQ_B31
MDQ_B38
MDQ_B52
MDQ_B63
MDQ_B58MDQ_B59
MDQ_B62
MDQ_B51
MDQ_B35
MDQ_B46
MDQM_B3
MA_B5
MDQ_B63
MDQ_B27
MDQ_B11
MDQ_B1
MDQ_B13
MA_B2
MAB_B4
MDQ_B23
MDQ_B40
MDQ_B36
MDQ_B3
MDQ_B44
MDQ_B16
MDQS_B0
MDQ_B8
MDQM_B5
MDQ_B18
MA_B0
MDQ_B2
MDQS_B3
MDQ_B5
MDQ_B37MDQ_B38
MDQ_B6
MDQM_B6
MDQ_B22
MDQ_B42MDQ_B43
MDQ_B9
MDQ_B20
MDQS_B7
MAB_B3
MDQM_B0
MDQS_B5
MDQ_B30
MA_B9
MDQ_B21
MAB_B1MDQ_B0
MDQ_B53
MA_B8
MA_B12
MDQ_B48
MDQ_B45
MDQ_B58
MA_B7
MDQ_B39
MDQ_B28
MDQM_B2
MDQS_B2
MDQM_B1
MDQ_B17
MDQ_B12MA_B11
MDQ_B54
MDQ_B7
MDQ_B61
MDQ_B56
MAB_B2
MDQ_B15
MDQS_B1
MDQ_B60
MDQ_B10MA_B10
MDQ_B49
MA_B3
MDQ_B57
MDQ_B55
MDQ_B34
MDQ_B29
MDQ_B24
MDQ_B4
MDQ_B47
MDQM_B4
MDQ_B25
MDQ_B41
MDQ_B19
MA_B6
MDQ_B31
MDQ_B52
MA_B1
MDQS_B4
MDQM_B7
MA_B4
MDQ_B14
MDQS_B6
MDQ_B32
MDQ_B50
MAB_B5
MDQ_B62
MDQ_B26
MDQ_B33
MDQ_B59
MDQ_B6
MDQM_B0
MDQ_B41
MDQ_B24MDQM_B3
MDQM_B5
MDQ_B45
MDQ_B20
MAB_B5
MA_B6MA_B5
MA_B12
MAB_B4MA_B4
MCAS_B#
MDQ_B2
MBA_B0
MA_B8
MRAS_B#
MAB_B3MA_B3
MWE_B#
MCKE_B3
MA_B0
MA_B2
MAB_B1
MA_B9
MCS_B#0
MCKE_B0
MAB_B2
MDQ_B32
MA_B11
MCKE_B1
MA_B10
MCS_B#3
MCKE_B2
MBA_B1
MA_B1
MA_B7
MCS_B#2
MCS_B#1
MDQ_B42
MDQ_B43
MDQ_B13
MDQ_B12
MDQ_B47
MDQ_B46
MDQS_B0
MDQS_B1
MDQM_B1
MDQS_B5
MDQ_B19MDQ_B23
DDR_VREF2
VCC_DDR
VCC_DDRVCC_DDR
VCC_DDR
VCC_DDR
VCC_DDR VCC_DDR
VCC_DDR
VTT_DDR
VTT_DDR
VTT_DDR
VTT_DDR VTT_DDR VCC_DDRVCC_DDR
VTT_DDR VTT_DDR
C1140.1u_Y5V-0402
C1130.1u_Y5V-0402
SIGNALS
POWER
DIMM4
DIMM-D184-BK
24689495989912131920105106109110232428311141171211233335394012612713113353555760146147150151616468691531551611627273798016516617017183848788174175178179
484341
1303732
12529
12227
141118115167
15715871
163
1617
1371387675
5952
113
65154
63
51425365667788647
97107119129149159169177140
1
44454951
134135142144
21111
9291
181182183
9010310
738467085
108120148168
82
184
3111826344250586674
1021019
173
223054627796104112128136143156164172180
15
176160152145139
818993
100116124132
DQ0DQ1DQ2DQ3DQ4DQ5DQ6DQ7DQ8DQ9
DQ10DQ11DQ12DQ13DQ14DQ15DQ16DQ17DQ18DQ19DQ20DQ21DQ22DQ23DQ24DQ25DQ26DQ27DQ28DQ29DQ30DQ31DQ32DQ33DQ34DQ35DQ36DQ37DQ38DQ39DQ40DQ41DQ42DQ43DQ44DQ45DQ46DQ47DQ48DQ49DQ50DQ51DQ52DQ53DQ54DQ55DQ56DQ57DQ58DQ59DQ60DQ61DQ62DQ63
A0A1A2A3A4A5A6A7A8A9A10/APA11A12/NCA13/NC
CS0#CS1#NC/CS2#NC/CS3#
CK0/NCCK0#/NCCK1/CK0CK1#/CK0#CK2/NCCK2#/NC
BA0BA1NC/BA2
CAS#RAS#
WE#
DQS0DQS1DQS2DQS3DQS4DQS5DQS6DQS7DQS8
DQM0/DQS9DQM1/DQS10DQM2/DQS11DQM3/DQS12DQM4/DQS13DQM5/DQS14DQM6/DQS15DQM7/DQS16DQM8/DQS17
VREF
MECC0MECC1MECC2MECC3MECC4MECC5MECC6MECC7
CKE0CKE1
SCLSDA
SA0SA1SA2
WPFETEN/NC
NC/RESET#
VDDVDDVDDVDDVDDVDDVDDVDDVDD
ID_VDD
SPD_VDD
GNDGNDGNDGNDGNDGNDGNDGNDGNDGND
NCNCNC
NC
VDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQ
VDDQ
GNDGNDGNDGNDGND
GNDGNDGNDGNDGNDGNDGND
SIGNALS
POWER
DIMM3
DIMM-D184-BK
24689495989912131920105106109110232428311141171211233335394012612713113353555760146147150151616468691531551611627273798016516617017183848788174175178179
484341
1303732
12529
12227
141118115167
15715871
163
1617
1371387675
5952
113
65154
63
51425365667788647
97107119129149159169177140
1
44454951
134135142144
21111
9291
181182183
9010310
738467085
108120148168
82
184
3111826344250586674
1021019
173
223054627796104112128136143156164172180
15
176160152145139
818993
100116124132
DQ0DQ1DQ2DQ3DQ4DQ5DQ6DQ7DQ8DQ9
DQ10DQ11DQ12DQ13DQ14DQ15DQ16DQ17DQ18DQ19DQ20DQ21DQ22DQ23DQ24DQ25DQ26DQ27DQ28DQ29DQ30DQ31DQ32DQ33DQ34DQ35DQ36DQ37DQ38DQ39DQ40DQ41DQ42DQ43DQ44DQ45DQ46DQ47DQ48DQ49DQ50DQ51DQ52DQ53DQ54DQ55DQ56DQ57DQ58DQ59DQ60DQ61DQ62DQ63
A0A1A2A3A4A5A6A7A8A9A10/APA11A12/NCA13/NC
CS0#CS1#NC/CS2#NC/CS3#
CK0/NCCK0#/NCCK1/CK0CK1#/CK0#CK2/NCCK2#/NC
BA0BA1NC/BA2
CAS#RAS#
WE#
DQS0DQS1DQS2DQS3DQS4DQS5DQS6DQS7DQS8
DQM0/DQS9DQM1/DQS10DQM2/DQS11DQM3/DQS12DQM4/DQS13DQM5/DQS14DQM6/DQS15DQM7/DQS16DQM8/DQS17
VREF
MECC0MECC1MECC2MECC3MECC4MECC5MECC6MECC7
CKE0CKE1
SCLSDA
SA0SA1SA2
WPFETEN/NC
NC/RESET#
VDDVDDVDDVDDVDDVDDVDDVDDVDD
ID_VDD
SPD_VDD
GNDGNDGNDGNDGNDGNDGNDGNDGNDGND
NCNCNC
NC
VDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQVDDQ
VDDQ
GNDGNDGNDGNDGND
GNDGNDGNDGNDGNDGNDGND
RN4256-0402
1 23 45 67 8
RN6756-0402
1 23 45 67 8
RN6556-0402
1 23 45 67 8
RN5156-0402
1 23 45 67 8
RN6356-0402
1 23 45 67 8
RN5756-0402
1 23 45 67 8
RN4856-0402
1 23 45 67 8
RN4656-0402
1 23 45 67 8
RN5956-0402
1 23 45 67 8
RN5356-0402
1 23 45 67 8
RN5556-0402
1 23 45 67 8
RN6856-0402
1 23 45 67 8
RN6156-0402
1 23 45 67 8
RN5056-0402
1 23 45 67 8
RN4156-0402
1 23 45 67 8
R611 56-0402
R606 56-0402R621 56-0402
R618 47-0402
R622 47-0402
R616 47-0402
R609 56-0402R610 56-0402
R612 56-0402
R614 47-0402
R608 56-0402
R615 47-0402
R617 47-0402
R619 47-0402
R607 47-0402
R605 56-0402
R620 47-0402
RN6647-0402
1 23 45 67 8
R623 47-0402
RN5447-0402
1 23 45 67 8
RN5647-0402
1 23 45 67 8
RN6447-0402
1 23 45 67 8
R613 56-0402
RN6047-0402
1 23 45 67 8
RN5247-0402
1 23 45 67 8
R604 56-0402
RN4356-0402
1 23 45 67 8
RN4756-0402
1 23 45 67 8
RN4556-0402
1 23 45 67 8
CB1960.1u_Y5V-0402
CB1820.1u_Y5V-0402
CB2050.1u_Y5V-0402CB2100.1u_Y5V-0402
CB1880.1u_Y5V-0402
CB1850.1u_Y5V-0402
CB1950.1u_Y5V-0402
CB1840.1u_Y5V-0402
CB2010.1u_Y5V-0402
CB1790.1u_Y5V-0402
CB1780.1u_Y5V-0402
CB1900.1u_Y5V-0402
CB1810.1u_Y5V-0402
CB2110.1u_Y5V-0402
CB1910.1u_Y5V-0402
CB1870.1u_Y5V-0402
CB2060.1u_Y5V-0402
CB2000.1u_Y5V-0402
CB2150.1u_Y5V-0402CB2200.1u_Y5V-0402CB2250.1u_Y5V-0402
CB2160.1u_Y5V-0402CB2210.1u_Y5V-0402CB2260.1u_Y5V-0402
CB1760.1u_Y5V-0402
CB1770.1u_Y5V-0402
CB2220.1u_Y5V-0402CB2270.1u_Y5V-0402
CB2170.1u_Y5V-0402
+ CT521000u-6.3V
R64775RST
R64675RST
CB3530.1u_Y5V-0402
CB4640.1u_Y5V-0402CB4650.1u_Y5V-0402
CB4630.1u_Y5V-0402
CB4660.1u_Y5V-0402
CB4680.1u_Y5V-0402CB4690.1u_Y5V-0402
CB4670.1u_Y5V-0402
CB4700.1u_Y5V-0402
CB5000.1u_Y5V-0402
CB4900.1u_Y5V-0402CB4920.1u_Y5V-0402CB4940.1u_Y5V-0402
CB5040.1u_Y5V-0402
CB4840.1u_Y5V-0402
CB4890.1u_Y5V-0402
CB5050.1u_Y5V-0402
CB4910.1u_Y5V-0402
CB4990.1u_Y5V-0402
CB4950.1u_Y5V-0402
CB4930.1u_Y5V-0402
MRAS_B#(9)MCAS_B#(9)MWE_B#(9)
MCLK_B1(9)MCLK_B#1(9)
MA_B[0..12](9)
MCLK_B0(9)MCLK_B#0(9)MCLK_B2(9)
MCLK_B#2(9)
MBA_B0(9)MBA_B1(9)
MCS_B#1(9)MCS_B#0(9)
MCS_B#3(9)MCS_B#2(9)
MCKE_B0(9)MCKE_B1(9)
MCKE_B2(9)MCKE_B3(9)
MCLK_B4(9)MCLK_B#4(9)MCLK_B3(9)
MCLK_B#3(9)MCLK_B5(9)
MCLK_B#5(9)
MAB_B[1..5](9)
MDQM_B[0..7](9)
MDQS_B[0..7](9)
MDQ_B[0..63] (9)
SMB_CLK(13,17,23,28)SMB_DATA(13,17,23,28)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
AGP 1.5V 1X/2X/4X/8X SLOT(AGP VER:3.0)
LESS 10MILS STUB TRACE LENGTH MUST BE FOLLOWING.
Springdale Reference & Swing Voltage Circuit AGP TERMINATION RESISTORS AGP SLOT DECOUPLING CAPACITORS
VCC5 = 60mils trace / 15 mils space
Place these resistors between PCI and AGP slot
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
VCC12 1.0A
VCCq 8.0AVCC3 6.0A
VCC3_SB ?A
AGP Slot Imax
VCC5 2.0A
PIRQ#A / PIRQ#B
PCI EXPANSION RISER (PCI VER:2.2 COMPLY)
Put in Solder
Put in Solder
Put in Solder
Put in Solder
Put in Solder
Put in Solder
VISE (MS-6715) 0C
AGP 1.5V SLOT & PCI RISER
MICRO-STAR INt'L CO., LTD.
19 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
GPERR#
GSERR#
GSERR#
AD0
AD4
AD6
C_BE#0
AD8
AD10
AD12
AD14
C_BE#1C_BE#2
AD17
AD19
AD21
AD23AD24
AD26
AD28
AD30
AD3
AD5
AD7
AD9
AD11
AD13
AD15AD16
AD18
AD20
AD22
C_BE#3
AD27
AD29
AD1AD2
AD25
AD31
AGP_REF
G_DET#
DET#_B
GPERR#
DET#_C
AGPREF
G_DET# DET#_E
VCC_AGP
+12V
VCC_AGP
VCC_AGP
-12V
+12V
+12V VCC_AGPVCC_AGP
VCC_AGP
VCC3_SB
VCC3_SB
VCC3_SBVCC_AGP
VCC5
VCC3
VCC3
VCC5
VCC3
VCC3
VCC3
VCC5
+ CT131000u-6.3VCB2480.1u_X7RCB2500.1u_X7R
CB2450.1u_X7R
CB2430.1u_X7R
CB234 0.1u_X7R
CB235 0.1u_X7R
Q182N3904S
R2648.2K
Q172N3904S
R2658.2K
Q162N3904S
R270 33.2RST
R272100RST
R26639.2RST
R262 60.4RST
C1160.1u_X7R
C1170.1u_X7R
R276 300
R2638.2K
C1150.1u_X7R
R277100
CB236 0.1u_X7R
R267 X_8.2K
CB2470.1u_X7R
CB364 X_0.1u_Y5V
CB2290.1u_X7R
CB2280.1u_X7R
CB2490.1u_X7R
CB367 X_0.1u_Y5V
CB2331u-0805_Y5V
CB2380.1u_X7R
CB363 X_0.1u_Y5V
CB2420.1u_X7R
ISA
U11
CN-IOC-SCSI-D120-BK
66
67
62
73
71
2
77
78
60
80
81
58
83
84
12086
87
118
89
90
63
92
4
949697
36
99
24
101
102
104
105
107108
110
111
113
5
6
16
155
12
14
11
17
19
20
22
115
25
26
28
29
31
3335
3738
40
41
43
44
46
47
49
50
52
53
7523
699
3
61
78
64657657
117114135456
116
4288938298481091830100
7221327427347985913945689510310651591127010
15119
INTB#
INTD#
NC
CLK0
REQ1#
+12V
AD31
AD29
PCI_DREQ#
AD27
AD25
SER_IRQ
C/BE3#
AD23
PCI_DGNT#AD21
AD19
NOGO
AD17
C/BE2#
GND
IRDY#
VCC5
DEVSEL#LOCK#PERR#
VCC3
SERR#
VCC3
C/BE1#
AD14
AD12
AD10
AD8AD7
AD5
AD3
AD1
INTA#
INTC#
PME#
EXP_IDGNDEXP_IDSEL1#
RST#
GNT0#
VCC3_SB
AD30
AD28
AD26
AD24
EXP_IDSEL0#
AD22
AD20
AD18
AD16
FRAME#
TRDY#STOP#
SDONESBO#
PAR
AD15
AD13
AD11
AD9
C/BE0#
AD6
AD4
AD2
AD0
REQ0#GNT1#
CLK1CLK2
+12V
-12V
VCC5VCC5VCC5VCC5VCC5VCC5VCC5VCC5VCC5VCC5VCC5VCC5
VCC3VCC3VCC3VCC3VCC3VCC3VCC3VCC3VCC3VCC3
GNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGND
GNDGND
CB365 X_0.1u_Y5V
CB2440.1u_X7R
CB2301u-0805_Y5V
CB2390.1u_X7R
CB2320.1u_X7R
CB2410.1u_X7R
AGP1
AGP Slot-D124 _1.5V
B1B2B3B4B5B6B7B8B9
B10B11B12B13B14B15B16B17B18B19B20B21
B26B27B28B29B30B31B32B33B34B35B36B37B38B39B40B41B42B43B44B45B46B47B48B49B50B51B52B53B54B55B56B57B58B59B60B61B62B63B64B65B66
A1A2A3A4A5A6A7A8A9A10A11A12A13A14A15A16A17A18A19A20A21
A26A27A28A29A30A31A32A33A34A35A36A37A38A39A40A41
A43
A45A46A47A48A49A50A51A52A53A54A55A56A57A58A59A60A61A62A63A64A65A66
A42
A44
B22B23B24B25
A22A23A24A25
-OVRCNT5V5VUSB+GND-INTBCLK-REQ3.3VST0ST2-RBFGNDRESERVEDSBA03.3VSBA2SB_STBGNDSBA4SBA6
AD31AD293.3VAD27AD25GNDAD_STB1AD23VDDQAD21AD19GNDAD17C/-BE2VDDQ-IRDYAUX3V/KEYGND/KEYRSVD/KEY3.3V/KEY-DEVSELVDDQ-PERRGND-SERRC/-BE1VDDQAD14AD12GNDAD10AD8VDDQAD_STB0AD7GNDAD5AD3VDDQAD1VREF_CG
12V-TYPEDET
RESERVEDUSB-GND
-INTA-RST-GNT3.3VST1
RESERVED-PIPEGND
-WBFSBA13.3V
SBA3-SB_STB
GNDSBA5SBA7
AD30AD283.3V
AD26AD24GND
-AD_STB1C/-BE3VDDQAD22AD20GNDAD18AD16
VDDQ-FRAME
GND/KEY
3.3V/KEY-TRDY-STOP-PMEGNDPAR
AD15VDDQAD13AD11GNDAD9
C/-BE0VDDQ
-AD_STB0AD6
GNDAD4AD2
VDDQAD0
VREF_GC
RSVD/KEY
RSVD/KEY
RSVD/KEYGND/KEYAUX3V/KEY3.3V/KEY
RSVD/KEYGND/KEY
RSVD/KEY3.3V/KEY
CB2310.1u_X7R
GFRAME# (10)
AD_STB#1 (10)
SBA5 (10)
GAD9 (10)
GPAR (10)
GGNT# (10)
GTRDY# (10)
WBF# (10)
GAD16 (10)
SBA3 (10)
GAD24 (10)
AD_STB#0 (10)
GAD15 (10)
PCI_PME# (11,14,16,20)
PCIRST#2 (14)
SBA1 (10)
GAD2 (10)
GAD18 (10)
GAD13 (10)
GSTOP# (10)
GC_BE#0 (10)
GAD20 (10)
GAD0 (10)
ST1 (10)
GAD6 (10)
PIPE# (10)
GC_BE#3 (10)
GAD30 (10)
GAD26 (10)
GAD4 (10)
GAD22 (10)
SBA7 (10)
GAD28 (10)
GAD11 (10)
GC_BE#2(10)
AGP_CLK(13)
GAD29(10)
GAD19(10)
GAD3(10)
GIRDY#(10)
ST0(10)ST2(10)
GAD14(10)
GAD7(10)
GAD23(10)
GAD21(10)
GDEVSEL#(10)
GAD25(10)
GREQ#(10)
GAD8(10)
GAD12(10)
GC_BE#1(10)
GAD5(10)
AD_STB0(10)
GAD17(10)
SBA2(10)
GAD1(10)
SBA4(10)
AD_STB1(10)
GAD10(10)
GAD27(10)
SBA0(10)
SBA6(10)
RBF#(10)
GAD31(10)
PREQ#4 (11)PREQ#3 (11)
PCI_CLK3(13)PCI_CLK4(13)
PCIRST#1(14)
PGNT#3(11)
PCI_PME# (11,14,16,20)
PGNT#4(11)
FRAME# (11,16,20)
TRDY# (11,16,20)STOP# (11,16,20)
PAR(11,16,20) IRDY# (11,16,20)
SERR# (11,16,20)PERR# (11,16,20)LOCK# (11,20)DEVSEL# (11,16,20)
C_BE#[0..3] (11,16,20)
AD[0..31](11,16,20,22)
PIRQ#C (11,20)
PIRQ#G (11,20)PIRQ#F (11,20)
PIRQ#A (11,20)
SBO# (20)SDONE (20)
PIRQ#D(11,20) PIRQ#C (11,20)
SB_STB(10) SB_STB# (10)
RISER#1 (13)
DBI_LO(10)
AGP_REF (10)
GSWING (10)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PCI SLOT 1 (PCI VER: 2.2 COMPLY) PCI SLOT 2 (PCI VER: 2.2 COMPLY)
IDSEL = AD20 IDSEL = AD25
PCI SLOT 3 (PCI VER: 2.2 COMPLY)
IDSEL = AD26MASTER = PREQ#2MASTER = PREQ#1MASTER = PREQ#0
PCI SLOT DECOUPLING CAPACITORSPCI PULL-UP / DOWN RESISTORS
PIRQ#A PIRQ#C PIRQ#F
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
VISE (MS-6715) 0C
PCI 1& 2 & 3 Slots
MICRO-STAR INt'L CO., LTD.
20 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
PIRQ#GPIRQ#C
ACK#64
PIRQ#FPIRQ#A
AD31AD29
AD27AD25
C_BE#3AD23
AD21AD19
AD17C_BE#2
IRDY#
DEVSEL#
LOCK#PERR#
SERR#
C_BE#1AD14
AD12AD10
AD8AD7
AD5AD3
AD1
ACK#64
AD9
PIRQ#C
C_BE#0
AD30
AD4AD6
AD26
PCI_PME#
AD0
PIRQ#G
AD25
AD28
PCIRST#1
AD2
AD20
AD24
REQ#64_2
AD18
STOP#
AD16
AD22
PARAD15
AD13
FRAME#
AD11
PCIRST#1
REQ#64_1
TCK1TRST#
TMSTDI
TCK
ID1
AD9
C_BE#0
AD30
AD4AD6
AD26
PCI_PME#
AD0
AD26
AD28
PCIRST#1
AD2
AD20
AD24
REQ#64_3
AD18
STOP#
AD16
AD22
PARAD15
TRDY#
AD13
FRAME#
AD11
TRST#
TMSTDI
PIRQ#GPIRQ#C
TCK
PIRQ#APIRQ#F
AD31AD29
AD27AD25
C_BE#3AD23
AD21AD19
AD17C_BE#2
IRDY#
DEVSEL#
LOCK#PERR#
SERR#
C_BE#1AD14
AD12AD10
AD8AD7
AD5AD3
AD1
ACK#64
DEVSEL#TRDY#IRDY#FRAME#
REQ#64_1
PIRQ#APREQ#0
ACK#64
TCK
TMS
SDONESBO#
SDONESBO#
SDONESBO#
PREQ#1
PIRQ#G
PIRQ#F
TRST#1
PIRQ#A
TDI1TMS1
SDONESBO#
SERR#PERR#LOCK#STOP#
AD20ID2
TRDY#
ID3
PREQ#2PIRQ#C
REQ#64_2REQ#64_3
PIRQ#F
TDI
TRST#1TCK1
TMS1TDI1
PRSNT1_1
PRSNT2_1
PRSNT1_2
PRSNT2_2
PRSNT1_3
PRSNT2_3
PRSNT1_1
PRSNT2_1
PRSNT1_2
PRSNT2_2
PRSNT1_3
PRSNT2_3PCIRST#1
VCC5
VCC3 VCC3
VCC3
VCC5
VCC3
-12V
VCC5
+12V-12V +12V
VCC3
VCC3
-12V +12V
VCC5 VCC5 VCC3
VCC5
VCC5VCC5
VCC5
VCC5
VCC5 VCC3
VCC3_SBVCC3_SBVCC3_SB
VCC5VCC5 VCC3 +12V VCC3_SB-12VVCC3
PCI3
YSLOT120
A1A2A3A4A5A6A7A8A9A10A11A12A13A14A15A16A17A18A19A20A21A22A23A24A25A26A27A28A29A30A31A32A33A34A35A36A37A38A39A40A41A42A43A44A45A46A47A48A49
A52A53A54A55A56A57A58A59A60A61A62
B1B2B3B4B5B6B7B8B9
B10B11B12B13B14B15B16B17B18B19B20B21B22B23B24B25B26B27B28B29B30B31B32B33B34B35B36B37B38B39B40B41B42B43B44B45B46B47B48B49
B52B53B54B55B56B57B58B59B60B61B62
TRST#+12VTMSTDI+5V
INTA#INTC#
+5VRESERVED
+5V(I/O)RESERVED
GNDGND
RESERVEDRST#
+5V(I/O)GNT#GND
RESERVEDAD30+3.3VAD28AD26GNDAD24
IDSEL+3.3
AD22AD20GNDAD18AD16+3.3V
FRAME#GND
TRDY#GND
STOP#+3.3V
SDONESBO#GNDPAR
AD15+3.3VAD13AD11GNDAD9
C/BE#0+3.3V
AD6AD4
GNDAD2AD0
+5V(I/O)REQ64#
+5V+5V
-12VTCKGNDTDO+5V+5VINTB#INTD#PRSNT#1RESERVEDPRSNT#2GNDGNDRESERVEDGNDCLKGNDREQ#+5V(I/O)AD31AD29GNDAD27AD25+3.3VC/BE#3AD23GNDAD21AD19+3.3VAD17C/BE#2GNDIRDY#+3.3VDEVSEL#GNDLOCK#PERR#+3.3VSERR#+3.3VC/BE#1AD14GNDAD12AD10GND
AD8AD7+3.3VAD5AD3GNDAD1+5V(I/O)ACK64#+5V+5V
RN758.2K12
345678
R282 4.7K
R285 4.7K
RN732.7K
12345678
RN742.7K
12345678
R281 2.7K
R289 X_0R291 X_0
RN772.7K
12345678
R280 22R278 22
PCI2
YSLOT120
A1A2A3A4A5A6A7A8A9A10A11A12A13A14A15A16A17A18A19A20A21A22A23A24A25A26A27A28A29A30A31A32A33A34A35A36A37A38A39A40A41A42A43A44A45A46A47A48A49
A52A53A54A55A56A57A58A59A60A61A62
B1B2B3B4B5B6B7B8B9
B10B11B12B13B14B15B16B17B18B19B20B21B22B23B24B25B26B27B28B29B30B31B32B33B34B35B36B37B38B39B40B41B42B43B44B45B46B47B48B49
B52B53B54B55B56B57B58B59B60B61B62
TRST#+12VTMSTDI+5V
INTA#INTC#
+5VRESERVED
+5V(I/O)RESERVED
GNDGND
RESERVEDRST#
+5V(I/O)GNT#GND
RESERVEDAD30+3.3VAD28AD26GNDAD24
IDSEL+3.3
AD22AD20GNDAD18AD16+3.3V
FRAME#GND
TRDY#GND
STOP#+3.3V
SDONESBO#GNDPAR
AD15+3.3VAD13AD11GNDAD9
C/BE#0+3.3V
AD6AD4
GNDAD2AD0
+5V(I/O)REQ64#
+5V+5V
-12VTCKGNDTDO+5V+5VINTB#INTD#PRSNT#1RESERVEDPRSNT#2GNDGNDRESERVEDGNDCLKGNDREQ#+5V(I/O)AD31AD29GNDAD27AD25+3.3VC/BE#3AD23GNDAD21AD19+3.3VAD17C/BE#2GNDIRDY#+3.3VDEVSEL#GNDLOCK#PERR#+3.3VSERR#+3.3VC/BE#1AD14GNDAD12AD10GND
AD8AD7+3.3VAD5AD3GNDAD1+5V(I/O)ACK64#+5V+5V
R279 22
R283 4.7KR284 4.7K
RN768.2K12
345678
R73 2.7K
C243 0.01u_X7RC244 0.01u_X7RC245 0.01u_X7R
C246 0.01u_X7RC247 0.01u_X7RC248 0.01u_X7R
R538 2.2KR537 2.2K
R288 2.2K
R286 2.2K
R535 2.2KR287 2.2K
R552 2.2K
R536 2.2K
CB280 0.1u_X7RCB283 0.1u_X7R
PCI1
YSLOT120
A1A2A3A4A5A6A7A8A9A10A11A12A13A14A15A16A17A18A19A20A21A22A23A24A25A26A27A28A29A30A31A32A33A34A35A36A37A38A39A40A41A42A43A44A45A46A47A48A49
A52A53A54A55A56A57A58A59A60A61A62
B1B2B3B4B5B6B7B8B9
B10B11B12B13B14B15B16B17B18B19B20B21B22B23B24B25B26B27B28B29B30B31B32B33B34B35B36B37B38B39B40B41B42B43B44B45B46B47B48B49
B52B53B54B55B56B57B58B59B60B61B62
TRST#+12VTMSTDI+5V
INTA#INTC#
+5VRESERVED
+5V(I/O)RESERVED
GNDGND
RESERVEDRST#
+5V(I/O)GNT#GND
RESERVEDAD30+3.3VAD28AD26GNDAD24
IDSEL+3.3
AD22AD20GNDAD18AD16+3.3V
FRAME#GND
TRDY#GND
STOP#+3.3V
SDONESBO#GNDPAR
AD15+3.3VAD13AD11GNDAD9
C/BE#0+3.3V
AD6AD4
GNDAD2AD0
+5V(I/O)REQ64#
+5V+5V
-12VTCKGNDTDO+5V+5VINTB#INTD#PRSNT#1RESERVEDPRSNT#2GNDGNDRESERVEDGNDCLKGNDREQ#+5V(I/O)AD31AD29GNDAD27AD25+3.3VC/BE#3AD23GNDAD21AD19+3.3VAD17C/BE#2GNDIRDY#+3.3VDEVSEL#GNDLOCK#PERR#+3.3VSERR#+3.3VC/BE#1AD14GNDAD12AD10GND
AD8AD7+3.3VAD5AD3GNDAD1+5V(I/O)ACK64#+5V+5V
CB2680.1u_X7R
CB2630.1u_X7R
CB2530.1u_X7R
+ CT14470u-16V
CB2580.1u_X7R
CB2740.1u_X7R
CB2720.1u_X7R
CB2700.1u_X7R
CB2780.1u_X7R
CB375X_0.1u_Y5V
CB373X_0.1u_Y5V
CB369X_0.1u_Y5VCB371X_0.1u_Y5V
CB379X_0.1u_Y5V
CB378X_0.1u_Y5V
CB377X_0.1u_Y5V
CB380X_0.1u_Y5V
CB2710.1u_X7RCB2730.1u_X7R
CB2590.1u_X7R
+ CT151000u-6.3V
CB2690.1u_X7R
CB2790.1u_X7R
CB2640.1u_X7R
CB2540.1u_X7R
CB2520.1u_X7RCB2570.1u_X7R
CB2610.1u_X7RCB2660.1u_X7R
CB2550.1u_X7RCB2650.1u_X7R
CB2620.1u_X7RCB2670.1u_X7R
CB374X_0.1u_Y5VCB376X_0.1u_Y5V
CB370X_0.1u_Y5VCB372X_0.1u_Y5V
PCI_CLK0(13)
AD31(11,16,19)AD29(11,16,19)
AD27(11,16,19)AD25(11,16,19)
AD23(11,16,19)
AD21(11,16,19)AD19(11,16,19)
AD17(11,16,19)
C_BE#3(11,16,19)
C_BE#2(11,16,19)
IRDY#(11,16,19)
DEVSEL#(11,16,19)
PERR#(11,16,19)LOCK#(11,19)
SERR#(11,16,19)
C_BE#1(11,16,19)AD14(11,16,19)
AD12(11,16,19)AD10(11,16,19)
AD8(11,16,19)AD7(11,16,19)
AD5(11,16,19)AD3(11,16,19)
AD1(11,16,19)
PCI_CLK1(13)
PREQ#1(11)PGNT#1 (11)
AD16 (11,16,19)
AD20 (11,16,19)
AD30 (11,16,19)
C_BE#0 (11,16,19)
TRDY# (11,16,19)
AD9 (11,16,19)
AD11 (11,16,19)
PAR (11,16,19)
FRAME# (11,16,19)
AD6 (11,16,19)
AD0 (11,16,19)
PCIRST#1 (14)
AD15 (11,16,19)
AD4 (11,16,19)
AD28 (11,16,19)
AD13 (11,16,19)
AD18 (11,16,19,22)
AD26 (11,16,19)
AD2 (11,16,19)
PGNT#5 (11)
AD24 (11,16,19)
STOP# (11,16,19)
PCI_CLK2(13)
PREQ#2(11)PGNT#2 (11)
PCI_PME# (11,14,16,19)
PREQ#4(11)
PREQ#3(11)
AD22 (11,16,19)
SDONE(19)SBO#(19)
PIRQ#A(11,19)
PIRQ#B(11)
PIRQ#C(11,19)
PIRQ#D(11,19)
SM_LINK1 (12,28)SM_LINK0 (12,28)
PREQ#5(11)
PREQ#1(11)PREQ#0(11,16)PREQ#2(11)
TRST#1 (24)
TMS1 (24)TDI1 (24)
PIRQ#E(11,16)PIRQ#H(11)
PIRQ#F(11,19)PIRQ#G(11,19)
PREQ#5(11)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
Video Connector
ATA 33/66/100 IDE ConnectorsPRIMARY IDE BLOCK SECONDARY IDE BLOCK
BLUE "rounted GND", use one via to GND.
GREEN "rounted GND", use one via to GND.
RED "rounted GND", use one via to GND.
FOR ESD
Internal Ring Wake Up Block
VISE (MS-6715) 0C
ATA33/66/100 IDE & VIDEO Connectors
MICRO-STAR INt'L CO., LTD.
21 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
HDRST#P HDRST#S
VGA_PWRVGAPWR
V_SYNC
5VDDCCL
5VDDCDA
DDC_G
CRTG CRT_GF
CRTR CRT_RF
CRTB CRT_BF
H_SYNC
PD6
PD4PD5
PD3
PD7
PD2PD1
PDD3PDD4
PDD7
PDD1
PDD6PDD5
PDD2
PDD0 PD15
PD10
PD13PD12
PD8PD9
PD11
PD14
PDD9
PDD13
PDD11
PDD8
PDD12
PDD10
PDD15PDD14
SD15
SD10
SD13SD12
SD8SD9
SD11
SD14
SDD9
SDD13
SDD11
SDD8
SDD12
SDD10
SDD15SDD14
SD4
SD0
SD3
SD7
SD2SD1
RIA
RIA#
NRIA
RIBNRIB
PD0 SDD0
SDD2
SDD7SD6
SDD3
SDD1
SDD4SDD5 SD5SDD6
VCC3VCC5 VCC5 VCC3
VCC_AGP
VCC_AGP
VCC_AGP
VCC5VCC5
VCC5
VCC5 VCC5VCC3 VCC3
VCC3
3VSB
3VSB VCC3 VCC_DDRVTT_DDR VCC5
22p_NPOC122
47p_NPOC128
IDE2YJ220-CB-1
13 4
2
5 67 89
111012
13 141615
17 1819
22242628303234
21232527293133
36384039
3735
R29820KST X_4700p_X7R
C119
R293 33
R3004.7K
R2964.7K
R292 33
R29420KST X_4700p_X7R
C118
47p_NPOC127
VGA1
YCN15F-003-1
1
2
3
4
5
6117
128
139
141015
16
17
R30975RST
R31275RST
R30375RST
D6 BAV99
D9 BAV99
FS2 1.1A-microSMD110POLY SWITCH
R3062.2K
R3072.2K
FB15 80-0805-3A
C1200.1u_X7R
47p_NPOC130
47p_NPOC129
D7 X_BAV99
R3044.7K
R3054.7K
Q19NDS7002AS
Q20NDS7002AS
R308 4.7K
R311 47
R310 47
10p_NPOC121
{VOLTAGE}10p_NPO
C123
10p_NPOC124
10p_NPOC126
10p_NPOC131
10p_NPOC133
22p_NPOC125
22p_NPOC132
R30115K
D8 X_BAV99
D10 BAV99
R157 4.7K
1000p_Y5VC59
R1561K
D4BAV70
R1582.2K
Q62N3904S
R510 4.7K
1000p_Y5VC222
R5091K
D11BAV70
Q772N3904S
R2998.2K
R2958.2K
RN843 4RN847 8
RN84 12RN84 56
RN8533-0402
7 8 RN8533-0402
56RN85 12RN853 4
RN82 56RN827 8RN82 34
RN831 2RN83 78RN83 34
RN8733-0402
34RN87 78
RN86 78RN86 34
RN813 4
RN805 6 RN80 78RN80 34
RN8733-0402
1 2
RN861 2RN865 6
RN81 78RN815 6RN81 12
RN801 2
RN875 6
IDE1YJ220-CW-1
13 4
2
5 67 89
111012
13 141615
17 1819
22242628303234
21232527293133
36384039
3735
RN835 6RN821 2
FB16 75ohm-300mA FB17 75ohm-300mA
FB18 75ohm-300mA FB19 75ohm-300mA
FB20 75ohm-300mA FB21 75ohm-300mA
0.01u_X7RCB395
0.01u_X7RCB402
0.01u_X7RCB409
0.01u_X7RCB381
0.01u_X7RCB388
0.01u_X7R-0402CB4190.01u_X7R-0402CB412
0.01u_X7R-0402CB3910.01u_X7R-0402CB384
0.01u_X7R-0402CB4050.01u_X7R-0402CB398
R29715K
R5112.2K
R302X_47K
0.01u_X7RCB430
0.01u_X7RCB453
0.01u_X7RCB457
0.01u_X7R-0402CB4400.01u_X7R-0402CB433
0.01u_X7R-0402CB444
0.01u_X7R-0402CB4600.01u_X7R-0402CB456
0.01u_X7R-0402CB393
0.01u_X7R-0402CB414
0.01u_X7R-0402CB428
0.01u_X7R-0402CB407
0.01u_X7R-0402CB435
0.01u_X7R-0402CB421
0.01u_X7RCB446
0.01u_X7RCB458
0.01u_X7RCB4590.01u_X7RCB383
0.01u_X7R-0402CB394
0.01u_X7R-0402CB408
0.01u_X7R-0402CB415
0.01u_X7R-0402CB429
0.01u_X7R-0402CB436
CRT_VSYNC(10)
3VDDCCL(10)
PD_DREQ(11)
PD_A2 (11)
IDEACTP#(24)PD_CS#3 (11)
PD_IORDY(11)
IRQ14(11)
PD_IOR#(11)
PD_DACK#(11)
PD_IOW#(11)
PD_A0(11)PD_A1(11)
PD_CS#1(11)
ATADET0 (14)
SD_DACK#(11)
SD_A1(11)
SD_CS#1(11)SD_A0(11)
IDEACTS#(24)
IRQ15(11)
SD_CS#3 (11)
SD_IORDY(11)
SD_IOW#(11)SD_DREQ(11)
SD_IOR#(11)
SD_A2 (11)ATADET1 (14)
IDEA_RST#(14) IDEB_RST#(14)
CRT_G (10)
CRT_B (10)
CRT_R (10)
CRT_HSYNC(10)
PDD[0..7](11) PDD[8..15] (11) SDD[8..15] (11)SDD[0..7](11)
NRIA#(14)
NRIB#(14)
RIB# (14)
RIA# (14)
3VDDCDA(10)
E
E
D
D
C
C
B
B
A
A
4 4
3 3
2 2
1 1
REAR PANEL USB CONNECTOR FOR USB PORT 0,1
FRONT PANEL USB CONNECTOR FOR USB PORT 4,5
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
NEAR USB CONNECTOR
POWER CIRCUIT FOR USB PORT 0,1 POWER CIRCUIT FOR USB PORT 4,5
REAR PANEL USB CONNECTOR FOR USB PORT 2,3
NEAR USB CONNECTOR
NEAR USB CONNECTOR
POWER CIRCUIT FOR USB PORT 2,3
NEAR USB CONNECTOR
LAN CONNECTOR
LAN IDSEL BLOCK
TransformerR500,R501
BCM4401C175,C178
L05-0100050-P21H1267
LAN MAGNETICS NOT INSTALL
VISE (MS-6715) 0C
USB & LAN Connectors
MICRO-STAR INt'L CO., LTD.
22 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
SVCC1SBD1-
SVCC1
SBD0+
SBD1+
SVCC3SVCC3
SVCC2SBD3-
SVCC2
SBD2+
SBD3+
SBD2-
SBD0-
SVCC1_FB SVCC1SVCC3
SVCC2_FB SVCC2
TRD1+TRD2+
TRD3-
TRD0+
TRD1-TRD2-
TRD0-
TRD3+
PWR
TRD0+
TR_D2-
TR_D0+MCT_G
TRD2-
MCT2
TR_D1-
TR_D3-
MCT4TR_D3+
MCT3TRD2+
TR_D0-
TRD1+
TRD0-
TR_D1+
TRD3-
TRD1-
TRD3+
TR_D2+
MCT1
USB_STR USB_STRUSB_STR
VCC3
VCC3
3VSB
LAN2_5
FB24 0
FB26 0
CN8X_47p_NPO
1357
2468L8X_CMC_90ohm_0603CRITICAL
43
12
L7X_CMC_90ohm_0603CRITICAL
43
12
FB25 0
FB27 0
FS42A-miniSMDC200
FB22 80-0805-3AR313470K
USB2CN-BH-D10--K9-BK
1 23 4
67 8
10
5
1000p_Y5VC141
1000p_Y5VC142
FB29 0
FB33 0
L12X_CMC_90ohm_0603CRITICAL
43
12
L10X_CMC_90ohm_0603CRITICAL
43
12
FB31 0
FB35 0
FS32A-miniSMDC200
CN10X_47p_NPO
1357
2468
UP
DOWNUSB1USBx2-D8-BK
1234
5678
9
10
11
12
FS52A-miniSMDC200
FB41 80-0805-3A
R315470K
1000p_Y5VC134
1000p_Y5VC236
R518470K
+
CT18470u-16V
+
CT46470u-16V
R319560K
C1390.1u_X7R
C2370.1u_X7R
U34NC7SZ125-SOT23-5
CRITICAL
21
43
5
R6514.7K
R6521K
R447 330
R3171K
R5191K
R3141K
C1380.1u_X7RR320
560KR520560K
R498 75
C175 0.01u_X7R
C174 0.01u_X7R
R499 75
U17
H5007
1
4
7
10
23
56
89
1112 13
1415161718192021222324TCT1
TCT2
TCT3
TCT4
TD1+TD1-
TD2+TD2-
TD3+TD3-
TD4+TD4- MX4-
MX4+MCT4MX3-MX3+MCT3MX2-MX2+MCT2MX1-MX1+MCT1
C173 0.01u_X7R
R501 75R500 75
C1761500p-2KV_DIP
C178 0.01u_X7R
YELLOW+YELLOW-
G+/O-G-/O+
TRD3+TRD3-
TRD2+TRD2-
TRD1+TRD1-
TRD0+TRD0-
LAN_USB1B
USB_RJ45CRITICAL
11
20
161215
1014
19
913
1718
DOWN
UP
LAN_USB1A
USB_RJ45CRITICAL
56781234
2122232425262728
USB5+ (12)USB4-(12) USB5- (12)USB4+(12)
USB1+(12)
USB0-(12)USB0+(12)
USB1-(12)
OC#3(12)OC#1(12)
FRONT_USB_DET#(12)
USB3+(12)
USB2-(12)USB2+(12)
USB3-(12)
OC#2(12)
AD18(11,16,19,20)NIC_ENABLE#(12)
NIC_IDSEL (16)
TR_LED(16)
1G_LED#(16)100_LED#(16)
TR_D1+(16)TR_D1-(16)
TR_D3+(16)
TR_D2-(16)
TR_D0-(16)
TR_D2+(16)
TR_D3-(16)
TR_D0+(16)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
Multi Bay Circuit Hood Sense Circuit
H/W MONITOR - ADM1027
Optional delay cirucit T=RC > TRMTRIP# ready to VCCP voltage level
Block function to force VCC_CORE volatge drop to zero within 0.5s after Thermaltrip active.
To PWM control OVP input
Hood Lock Circuit
PWM OVER VOLTAGE PROTECT CIRCUIT
Place close to U13Use Thru-Hole part. Place close to ATX1
CPU FAN
SYSTEM FAN
VISE (MS-6715) 0C
H/W MONITORING & FAN & THERMAL TRIP
MICRO-STAR INt'L CO., LTD.
23 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
SYSMAG_INT
CH_PWMTACH2
TACH3 THERMDP#THERMDN#
CPU_FAN TACH1
SYS_FAN
TACH3TACH1
TRIP#_B
OV
P_C
OVP_B
30MS#_B
GD
_30M
S_A
THERMDP# THERMDN#
THERMD1P# THERMD1N#THERMD1P#
THERMD1N#
THERMD1P#THERMD1N#
SYSMAG_INT
Q30_B
CPU_FAN_HDR3CPU_PWMCPU_FAN_PWRCPU_FAN_SINK
Q28_B
Q28_C Q87_B
CH_FAN_SINK
CH_FAN_HDR3
U6_6
U14_2
PWM_AVG2 PS_FAN_CMDPS_AVG
PWM_AVG2
AVG2_FDBK
CFAN2
Q84_B
CFAN5CFAN4
CH_FAN_SINK
Q21_BFAN_CLAMP
CPU_CLAMP_E
PS_SINK
CPU_FAN_SINK
CPU_FAN_PWR
CPUFAN5
CPU_FAN_PWR_R
Q88_B
PWM_AVG2
CPU_FAN_SINK
CH_PWM
CH_PWM CPUFAN6
CPU_AVG
CPUFAN2
CPU_PWM
FAN_CLAMP
CPUFAN4
Q88_E
CH_AVG
FAN_CLAMP
Q85_BFAN_CMD_PS_R
VCCP
VCC5+12V
VCC3
VCC3
VCC3 VCC3
VCC3
+12V
VCC3
VCC3
VCC3
-12V
+12V
VCC3
VCC3
VCC3
+12V
+12V
3VSB
-12V
+12V
VCC3
+12V
-12V
-12V
VCC5-12V
+12V
-12V
-12V
VCC5
VCC5
VCC3
VCC3
+12V
VCC3
VCC3
HOOKS1
D1X3-90D
123
R329 10K
R325 X_0
R327 X_0
R323 4.02KST
R333 10KR332 10K
C144 0.1u_X7R
MBAY1
PIN2*5
1 23 4
67 89
5
Q242N3904S
C148 1u-0805_Y5V
Q232N3906LT1-SOT23
R352 1K
R360 1K
R3451K
R3461K
R357X_1K
R350 47K
HOOKL1
CON6-D3
1 24
5 6
R322 22
X_1000p_Y5VC252
X_1000p_Y5VC251Q822N3904S
U13
ADM1027
9
11
7
161510
6
12345
8
121413
1718192021222324
TACH3
TACH1
VID2
D2+D2-PWM2/SMBALERT#
VID1
SDASCLGNDVCCVID0
VID3
TACH2TACH4/PROCHOT#
PWM3/ADDRESS_EN#
D1-D1+
VID45V
12V2.5V
VCCPPWM1/XTO
CPUFAN1D1x3-WH-SN
123
R373 10KR372 X_0
Q302N2907AS-SOT23
R562 0
Q282N2907AS-SOT23
Q252N3904S
R3561K
R326 8.2KSYSFAN1D1x3-WH-SN
123
R367 10K
Q262N3904S
R369 15K R371 15K
R364 10K
R36310K
Q872N3904S
R362 15KR365 15K
+CT53 10u-25V
R324 X_0
R566 X_0
R337 0R340 300
+
- U14ANS-LM324-SOIC14
3
21
114
+
- U14DNS-LM324-SOIC14
12
1314
114
R5778.06KST
R574 4.7K
+
- U14CNS-LM324-SOIC14
10
98
114
R573 1K
Q842N3904S
R334 100K
R339 10K Q212N3904S
R33513KST
R341 51
R637 X_0
R344 12.1KST
R575 20K
+CT54 10u-25V
R347 1K
R638 X_0R568 51
Q882N3904S
R569 X_0
+
- U14BNS-LM324-SOIC14
5
67
114
R639 300
R5670
R576 0
R343 100K
EC4810u-0805_Y5V
R57213KST
R342 X_0
R571X_0
R34815.8KST
0.01u_X7RC147
EC4710u-0805_Y5V
R5793.09KST
R584 30.1KSTR585 X_0
R351 20K
0.01u_X7RC253
0.01u_X7RC151
0.01u_X7RC150
R353 6.49KST
R578 10K Q852N3904S
R359 56.2KST
R354 1K
R330 4.02KST
R358 6.49KST
R355 4.7K
J4
HF08040
1234
Q83FDD6035AL-T0252
CRITICAL
Q22FDD6035AL-T0252CRITICAL
HOOD_SW_DET (13)
HOOD_SENSE# (12)
VID4 (6)VID0(6)VID1(6)
VID3(6)
THERMDN# (6)
VID2(6)
MB_POWER_ON# (14)MB_DEV_DET# (14)MB_ADPT_DET# (14)
TRMTRIP#(6,28)
OVP_TRIG (27)
GD_30MS#(14)
GD_30MS (13)
HOOD_LOCK#(14)
HOOD_UNLOCK# (14)
COIL_CONN (13)
SYSMAG_INT(14)THERMDP# (6)
CPU_FAN (14)
PROCHOT# (6,26,28)
SYS_FAN (14)
FAN_CLAMP(14)
PS_DETECT(12)
FAN_CMD(28)
SMB_CLK(13,17,18,28)SMB_DATA(13,17,18,28)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
PCA LEDs Block
AUXILIARY POWER LEDPower Button Press LEDPS_ON DIAGNOSTIC LED
SCSI LED
ATX Connector
SERIAL ATA CONNECTOR BLOCK
Front Panel
Prochot Latch ButtonRiser Detect Block
Power Button BlockSECURITY HEADER BLOCK
P_LEDGP27 :CHASIS_ID2
BRIGHT
S1STATEGP24 :CHASIS_ID0
DARK
Green
S4/S5
GP25 :CHASIS_ID1 DARK
DARK BRIGHTS_LED(Yellow)
S0
GP24-27: Default is High
S3
Yellow Yellow
IDE LED
PROCHOT LED
VISE (MS-6715) 0C
ATX Connector & Front Panel
MICRO-STAR INt'L CO., LTD.
24 30Tuesday, October 22, 2002
Title
Size Document Number Rev
Date: Sheet of
PS_ON#
SCSIQ69_B
PWRSW
IDE_PWRHDDLED
F_VCC
PWRSW
P_LED
R541
LED_AUXLED_PBLED_PS_ON_A
LED_PS_ON_C
PWRSW
SIRQ
SCLK
CHASIS_ID0CHASIS_ID1CHASIS_ID2
Q66_B Q67_B
HDDLED
HOT_B
PROC_HOTQ89_B
VCC5
-12V
+12V
VCC3
VCC5_SB
VCC5
VCC3
VCC5
VCC5
VCC5
VCC5
VCC3
VCC3
VCC3
VCC5_SB
VBAT
VCC3
VCC3
VCC33VSBVCC5_SB 3VSB
3VSB
3VSB
3VSB
VCC3 VCC3
LED3GREEN LED
LED2GREEN LED
LED1GREEN LED
R3881K
R389300
R390300
Q37NDS7002AS
SCSI1
YJ102
12Q36
2N3906LT1-SOT23
R392 330
R39120K
C1640.01u_X7R
POWER
ATX1
YPC20-N
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
3.3V
3.3V
GND
5V
GND
5V
GND
POK
5VSB
12V
3.3V
-12V
GND
PSON
GND
GND
GND
-5V
5V
5V
SATA1
SATA
1234567
GNDHT+HT-GNDHR-HR+GND
R379 330
R382 0
C163X_2.2u_Y5V
180p_NPOC160
F_P1
PIN2X9-17
2468
14
13579
11131517
1012
1618
PWR_LED+PWR_LED-PWR_BTN#
GND
KEY
IDE_LED+IDE_LED-GNDRESET#+5VNCGNDCHA_ID2CHA_ID0
NCGND
+5VCHA_ID1
R381 0
R380 68
PROT1
YJ102
12
R5391K
R5403.3K
CB2870.1u_X7R
CB2920.1u_X7R
U30ANC7WZ125-MAB08A
21
64
8
SATA2
SATA
1234567
GNDHT+HT-GNDHR-HR+GND
U30BNC7WZ125-MAB08A
57
34
8
R3744.7K
R375 22
R550 0
R549 0
R376 4.7K
R527 X_10K
R529 X_10KR528 X_10K
CB338 X_0.01u_X7R
SECURITY1
SECURITY HEADER
1 23 45 67 89 10
11 1213 1415 1617 1819 20
PCICLK GNDLPC_FRAME# KEYPCIRST# SUSCLKLPC_AD3 LPC_AD2VCC3 LPC_AD1LPC_AD0 GNDLPC_DRQ1 SEC_TPM_PRESVCC3_SB SERIRQGND GNDVCC3 VBAT
Q782N3904S
C157X_0.1u_Y5V
CB2860.1u_X7R
CB2850.1u_X7R
CB337 X_0.01u_X7R
R387 330
Q352N3906LT1-SOT23
R386 330
CB2900.1u_X7R
Q342N3906LT1-SOT23
CB2910.1u_X7R
Q902N3904S
Q892N3904S
LED4RED LED-NN
R641300
R6408.2K
R642 4.7K
X_1000p_Y5VC263
R880 4.7K
PS_ON#(14)
SATA_RX1(12)
SATA_TX0(12) SATA_TX1(12)
SATA_RX#0(12) SATA_RX#1(12)
SATA_TX#1(12)SATA_TX#0(12)
SATA_RX0(12)
RSTBTN#(12)
CHASIS_ID0(12)CHASIS_ID2(12)
CHASIS_ID1 (12)
PLED (14)SUSLED (14)
PROCHOT_LTCHD (12)
TRST#1(20)
PREQ#0 (11,16)
PGNT#0(11)
RISER_DET# (13)
TMS1(20)
TDI1 (20)
PWBTIN# (14)
SERIRQ (12,14,28)LPC_DRQ#1(12)
LPC_FRAME#(12,13)SEC_PCLK(13)
PCIRST_ICH5#(11)LPC_AD3(12,13,14)
LPC_AD0(12,13,14)
LPC_AD2 (12,13,14)LPC_AD1 (12,13,14)
SUSCLK (12)
SEC_TPM_PRES (14)
IDEACTS# (21)IDEACTP#(21)
PROCHOT#(6,26,28)
PROC_HOT#(12)
HDDLED(26)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
It contain USB, 4A@6ports + PS/2.Trace Width is 120mils.
Phigh-gate = Vin/Vout * Iout * Rds(on) = (1.5V / 5V) * 5.9A * 0.017 = 0.045WPlow-gate = (1-D) * Iout2 * Rds(on) = (1- 1.5V / 5V) * 5.9A * 0.017 = 0.07WPtotal = Phigh-gate + Plow-gate = 0.115W1inch square thermal copper required
Phigh-gate = Vin/Vout * Iout2 * Rds(on) = (2.5V / 5V) * (7A*7A) * 0.017 = 0.42W
1inch square thermal copper requiredPtotal = Phigh-gate + Plow-gate = 0.12WPlow-gate = (1-D) * Iout2 * Rds(on) = (1- 2.5V / 5V) * 7A * 0.017 = 0.06W
Continuous current5.9A, peak up to8A.
Trace Width is 360mils.It contain DDR and AGP, 13A.
VCC5 & VCC3 Discharge Residual Voltage
5V Dual power switching 5V USB Power Supplier
Reserved for GMCH VCCP volatge step up.
Power deplete cirucit when VCCP trun it off
Bootstrip pin are input rather then output on Intel Prescott processor, either it'sinternal weak pull-up but still need to identify it can be sufficient drivingcapability for out side ciruit. And the bootstrip pin power by core voltage so theoutside cirucit need to adjust the turn off voltage.
GMCH_VTT
CPU_VTT
TBD TBD
GMCH VTT Generator Intel reference GMCH VTT power cirucit
BOOT CPULOWHIGH Prescott
Northwood 1.45V1.225V
Voltage
Add copper for Thermal issue.
1.6A@600mA
Trace Width is 180mils.
Continuous current 7A,peak up to 10A.
Change R417 connected from Q51source to drain to eliminate a floatingconnection when Q51 turn it off.
3.5A sustain
If Vcc5_str voltage too low, then move R876and CB294 change to 100Kohm.
2.55V@7A
1.5V@6A
Vccp@600mA
VISE (MS-6715) 0BE1
AGP & MEMORY & USB Regulator Controller
MICRO-STAR INt'L CO., LTD.
25 30Tuesday, October 22, 2002
Title
Size Document Number Rev
Date: Sheet of
5V_G2
1SNS1
PHASE_2V5
LDRV1
HDRV1
VSENSE_2V5
1SNS2
LDRV2
SENSE_1V5
B2
BO2
SS1
FPWM1#
ILIM2SS2
FPWM2#
DDR
ILIM1
Q41
_D
5V_AUX
5V_MAIN#
5V_G13V_GA
3V_MAIN#
VTT_R
VTT_FB
VTT_M2
VTT_M1
VTT_CTL
Q40
_D
VTT_M3
BOOT_B
CPU_NW_HIREF_1V25
CPU_PSC_HI
REF_1V25
Q40_G
3V_GB
3V_AUX
VIN
BO1
HDRV2
PHASE_1V5
PHASE_1V5
B1
PHASE_2V5
VCC5STR
VCC5STR
USB_STR
VCC5_SB
VCC5
VCC5_STR
VCC_AGP
VCC_DDR
+12V
-12V
VCC5
VCC5_SB
+12V
VCC5_SB
-12V
VCCP
+12V_OP
VCC3
VTT
VCC3
VCC3
VCC5_SB
VCC5_SB
VTT
VCC_VID
VCC3
3VSB
3VSB
VCC5_STR
VCC5_STR
VCC5_STRVCC5_STR
VCC5_SB
VCC5 VCC5_STR Q44
FDS4501H-SO8CRITICAL
1
2
3
4 5
6
7
8S1
G1
S2
G2 D
D
D
D
CHOCK2 3.3uHCRITICAL
R406 1.69KST
R4032.2KST
R39310KST
CHOCK1 3.3uHCRITICAL
R400 4.7K
R409 1.5K
R412 2.2K
R410 1.5K
+
- U16BNS-LM358MX-SOIC8CRITICAL
5
67
48
+
-
U16ANS-LM358MX-SOIC8CRITICAL
3
21
48R420 X_1K
R427 1K
R428 X_2.2K R429 X_1.5K
R430 X_2.2K
R422 X_1K
Q49X_2N3906LT1-SOT23
R419X_1K
R425X_634RST
R423 X_10K
R545X_300
R417X_866RST
RN8939
12
34
56
78
RN9039
12
34
56
78
Q53X_FDV301N-SOT23
Q51X_FDV301N-SOT23
R396 2.15KST
R421 330
R418 X_1K
R411 22K
R415 0 R416 0Q47NDS352AP
Q48NDS352AP
R874 10
Q50FDD6035AL-T0252CRITICAL
R876 0
Q96NDS352AP
Q43
FDS4410
12345
678 S
SSGD
DDD
CB2990.1u_X7R
R404 1K
R3985.49KST
Q54NDS352AP
R397 1K
R413 1K
+
CT50100u-25V
CB2930.1u_X7R
C166 0.01u_X7R
Q55X_2N3904S
U15
FAN5236-TSSOPCRITICAL
1
2
3
4
5
6
7
8
9 10
1112
13
14
15
16
1718
19
20
21
22
23
24
25
26
27
28
AGND
LDRV1
PGND1
SW1
HDRV1
BOOT1
ISNS1
EN1
FPWM1# VSEN1
ILIM1SS1
DDR
VIN
PG1
PG2/REF2OUT
SS2ILIM2/REF2
VSEN2
FPWM2#
EN2
ISNS2
BOOT2
HDRV2
SW2
PGND2
LDRV2
VCC
R402 56.2KST
C171X_0.1u_X7R
Q40MMBFJ108
Q39
FDS6984S-SO8CRITICAL
12
3
4
56
78
S2G2
S1
G1
D1D1
D2D2
+
CT22100u-25V
Q56X_2N3904S
R414 1K
R407 1K
Q452N3904S
C1691u_X7R
C168 0.01u_X7R
CHOCK3 1.2uHCRITICAL
C2661u-0805_Y5V
Q462N3904S
R4083.01KST
R424X_1K
CB2970.1u_X7R
R395 56.2KST
Q41MMBFJ108
C170X_0.1u_X7R
CB294 0.1u_X7R
Q38
FDS6984S-SO8CRITICAL
12
3
4
56
78
S2G2
S1
G1
D1D1
D2D2
Q52X_2N3904S
DZ4B BAT54A
EC5010u-1206_Y5V10V
C165 0.1u_X7R
C167 0.1u_X7RR875 10
C267 10u-1206_Y5V
C265 10u-1206_Y5V
+
CT12330u-6.3V
DZ4A BAT54A
R426X_499RST
CB2960.1u_X7R
+CT49 470u-16V
C264 10u-0805_Y5V
SLP_S3#(12)
SLP_S4#(12)
3V_SW_CTRL#(14) 5V_USB_MAIN#(14)
5V_USB_AUX(14)
VRM_GD (27)
BOOT(6)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
1inch thermal copper required, maximum current need to supply three of MicrosoftFoxfire add-on cards within LDO case temperature under 80degreeC.
Maximum 1.2A sustain load
3.3V Standby Power Supplier3.3V Dual Power Supplier
GMCH VCC_DAC Voltage SupplierVTT_DDR VOLTAGE SUPPLIERGMCH_VTT ON/OFF CIRCUIT
1.7V@250mA
ALE
ICH5 VCCSUS1_5 VOLTAGE
VR THERMAL BLOCK SATA LED BLOCK
VISE (MS-6715) 0C
VCC3_SB & VCC_DAC & VTT Regulator Controller
MICRO-STAR INt'L CO., LTD.
26 30Tuesday, October 22, 2002
Title
Size Document Number Rev
Date: Sheet of
3VSB_DUAL_SWB
3VSB_DUAL_SWA3V_G2A
3V_G1A
DAC_ADJ
VTT_OP_B
VTT_B
QON
QON_C
VTT_C
3VSB_ADJ
THERM_BTHERMP
THERMO
Q92_B
THERMN
+12V
VCC3_SBVCC3
3VSBVCC5_SB
3VSB
VCC3
VCC_DDR
VTT_DDRVCC3
+12V_OP
+12V+12V+12V VCC_DAC
3VSB1_5VSB
3VSB
VCC5VCC5 VCC5
VCC5
VCC3
R431 1.5K
R433200RST
VR2AMS1084CM-TO263-5A
AMSCRITICAL
1
3 24
ADJ
VIN VOUTVOUT
+
CT2422u-10V
R435 1K
Q582N3904S
+
CT23100u-25V
Q57
FDS4501H-SO8CRITICAL
1
2
3
4 5
6
7
8S1
G1
S2
G2 D
D
D
D
CB3010.1u_X7R
CB3020.1u_X7R
R432 2.2K
U18
LM317L-SO8CRITICAL
1 23
45
67
8
VIN VOUTVOUT
ADJNC
VOUTVOUT
NC
C1840.1u_X7R
R451100RST
R45228RST
R434332RST
C172X_0.1u_Y5V
NC:1,3,4,69,13,16
VR3
LP2995-LLP16CRITICAL
2 5
78
10
1112
1415
GND VSENSE
VREFVDDQ
AVIN
PVINPVIN
VTTVTT +
CT261000u-6.3V
Q612N3904S
Q622N3904S
Q602N3906LT1-SOT23
R4461.5K
R4451.5K
R450 2.2K
R449 2.2K
R448 1K +
CT45330u-6.3V
CB3040.1u_X7R
VR4X_AME8800LEFT-SOT89-300mACRITICAL
32
1
4 VOUTVIN
GN
DVIN
CB340X_0.1u_X7R
CB341X_0.1u_X7R
+
-
U33ANS-LM358MX-SOIC8CRITICAL
3
21
48
R6321KST
R6331KST
C2610.1u_X7R
R631 7.5K
R635 130RST
CB21 2.2u_Y5V
R634 680
+
-
U33BNS-LM358MX-SOIC8CRITICAL
5
67
48
R636499RST
R8531K
R654 330
CB300X_0.1u_Y5V
Q922N3906LT1-SOT23
R87221.5KST
C1790.1u_X7R
RT110KST-TCRITICAL
+
CT25100u-25V
Q59NDS352AP
R436 0
Q86NDS7002AS
3V_SW_AUX(14)
3V_SW_MAIN#(14)
3V_SW_MAIN#(14)
PROCHOT# (8,23,24)
HDDLED (24)
SATALED#(12)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
Decide package on placement stage
Decide package on placement stage
Decide package on placement stage
Decide package on placement stage
0.8375~1.6V / 90A
Close low side mosfet
VISE (MS-6715) 0C
VRM 10 - Intersil 6556A
MICRO-STAR INt'L CO., LTD.
27 30Tuesday, October 22, 2002
Title
Size Document Number Rev
Date: Sheet of
BOOT2
L_G3
U_G3
L_G2
U_G2
BOOT3
UG4
R620
UG2
R618
UG3
ISEN2
ISEN1
PWM3
PWM2
ISEN4
FS
COP
REF
FB
VCORE_SENSE-
VCORE_SENSE+
Q31_G
Q36_G
OFS
BOOT1
L_G1
U_G1 UG1
PHASE1
PWM1
R617
R619
VRMPG
LG3
LG2
LG1
LG4
VDIFF
COMP
12VP2
U_G4
L_G4
PWM4
PHASE4
12VP2BOOT4
12VP1
12VP1
DAC
OVP
VDIFF
FB
VDIFF
PHASE3
ISEN3
VID4VID3
VID0VID1
VID5
VID2
VID3
VID4VID5
VID2VID1VID0
PHASE2DIS
+12VP
VCC5
VCC3
+12VP_FET
+12VP_FET
+12VP_FET
+12VP_FET
+12VP
VCC5
VCCP
VCCP
VCCP
VCCP
+12VP
+12VP
VCC5_SB +12VP
3VSB
VCC3
VCCP
+12VP
VCCP
VCCP
R4863.3-0805
R4573.3-0805
R4743.3-0805
R460 2.4KST
R469 15KST
X_??C203
R478 0
R480 0
C207X_0.1u_Y5V
R4551-1206_0.5W
C1890.1u_X7R
COIL1 1.1uH-25ACRITICAL
C2040.1u_X7R
R4771-1206_0.5W
R459 0
CT30820u-25V
JPW1
D2x2
1
2
3
4
GND
GND
12V
12V
C192 X_4.7u-1206_Y5V
C185 X_4.7u-1206_Y5V
0.01u_X7RC208
R462 X_25K-N
C2110.1u_X7R
CT34820u-25V
R4881-1206_0.5W
0.01u_X7RCB311
CB3211u-0805_Y5V
CT31820u-25V
0.01u_X7RC191
CT28820u-25V
C201 X_4.7u-1206_Y5V
C209 X_4.7u-1206_Y5V
R465 150KST
0.01u_X7RC199
0.01u_X7RC214
Q64FDD6670A-T0252CRITICAL
Q65FDD6670A-T0252CRITICAL
Q68FDD6670A-T0252CRITICAL
Q70FDD6670A-T0252CRITICAL
Q71FDD6670A-T0252CRITICAL
Q75FDD6670A-T0252CRITICAL
Q76FDD6670A-T0252CRITICAL
C1941u-0805_Y5V
C186 1u-0805_Y5V
C193 1u-0805_Y5V
C202 1u-0805_Y5V
C210 1u-0805_Y5V
U19A
HIP6602BCRITICAL
1114
1
12
13
4
3
BOOT1VCC
PWM1
U_G1
PHASE1
L_G1
GND
R453 4.7-0805
R458 1K
R485 1K
C196 0.1u_X7R
C200 5600p-X7R
R472 1.5KST
C198 0.22u_X7R
R4714.7-0805
U21A
HIP6602BCRITICAL
1114
1
12
13
4
3
BOOT1VCC
PWM1
U_G1
PHASE1
L_G1
GND
U21B
HIP6602BCRITICAL
10
2
5 9
8
7
6
BOOT2
PWM2
PVCC U_G2
PHASE2
L_G2
PGND
C1880.1u_X7R
C2050.1u_X7R
C2121u-0805_Y5V
Q732N3904S
Q742N3904S
R487 4.7K
Q63IPD06N03LA-T0252CRITICAL
Q66IPD06N03LA-T0252CRITICAL
Q69IPD06N03LA-T0252CRITICAL
Q72IPD06N03LA-T0252CRITICAL
R4543.3-0805
U19B
HIP6602BCRITICAL
10
2
5 9
8
7
6
BOOT2
PWM2
PVCC U_G2
PHASE2
L_G2
PGND
C1950.1u_X7R
Q67FDD6670A-T0252CRITICAL
CB3064.7u-1206_Y5V
R468 2KST
R531 X_0R530 0
R544 10K
Q81NDS7002AS
R5424.7K
R5414.7K
R54320K
R481 100
R476 100
R464 2.4KST
R467 2.4KST
R470 2.4KST
R4560-0805
R4660-0805
R4790-0805
R4890-0805
R581 1K
RN881K
12345678
R582 1K
R461 470KSTR4631-1206_0.5W
COIL2 0.65uH_25ACRITICAL
COIL3 0.65uH_25ACRITICAL
COIL4 0.65uH_25ACRITICAL
COIL5 0.65uH_25ACRITICAL
R8791.65KST
R8774.7K_THERMISTOR
R483 1K
R4825.6KST
R8783.65KST
U20
Intersil 6556BCBCRITICAL
1
2
34567
8
9
10
11
12
13
14
15
16
17
1819
2021
2223
2425
26
27
28
OVP
PGOOD
VID4VID3VID2VID1VID0
VID12.5
OFS
DAC
REF
FB
COMP
VDIFF
VSEN
RGND
GND
PWM3ISEN3
ISEN1PWM1
PWM2ISEN2
ISEN4PWM4
VCC
EN
FS
CT351800u-6.3V
CT381800u-6.3V
CT321800u-6.3V
CT421800u-6.3VCT431800u-6.3V
Q792N3904S
CT441800u-6.3V
CT411800u-6.3V
CT391000u-6.3V-NCT401000u-6.3V-N
Q802N3904S
CT361000u-6.3V-N
CT371800u-6.3V
VID[0..5](6)
GD_10MS (14)
VRM_GD(12,25)
OVP_TRIG(23)
BOOT(6)
VSS_SENSE(6)
VCC_SENSE(6)
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CPU GTL REFERNCE VOLTAGE BLOCK
0.63*Vccp
CPU ITP BLOCKALL COMPONENTS CLOSE TO ITP
CPU STRAPPING RESISTORSALL COMPONENTS CLOSE TO CPU
1/4*Vccp
I=30mA
ALE
I=35mA
ALU
ESR is 0.1mohm to GMCH
H/W Project Engineer : Prudence WangMSI H/W Project Leader : Andy Chen
350mV
800mV
Trace length is less than 3inchs to ICH5.
Impedance is equal 60ohm.
BATTERY
5VREF Sequencing Circuit
Close AD11 of ICH5.
ICH5 STRAPPING RESISTORSALL COMPONENTS CLOSE TO ICH5
350mV
800mV
R16 R1847ohm47ohmUSB_ITP
ITP 39ohm27ohm
Close GMCH
Close CPU
THERMTRIP TRANSLATION
REQA# :BRD_ID1
VISE (MS-6715) 0C
CPU & GMCH & ICH5 PULL UP / DOWN RESISTORS
MICRO-STAR INt'L CO., LTD.
28 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of
ITP_TDO
ITP_DBR#
ITP_TCK
ITP_DBR#
FSB
DPLL
BAT1VBAT_DZ
ITP_RST#
ITP_TDO
RST_G
UTCK ITP_TCKCTCK
Q91_B
RST_SW
Q95_B
Q93_B
VCC3
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCC_AGP
VCC_AGP
VCC_DDR VCC_DDR
VCC_DDR
VCC_DDR
VCC_AGP
VCC_AGP
VCCP
VCC_AGP
VCC5VCC3
VBAT
VCC3
VCC_AGP
VCCPVCCP
VCCP VTT
3VSB
3VSB
VCCP
VCC3
VCC3
+12V
R2169RST
C20.1u_X7R
R12 0R11 X_150
R8 150
JTAG1
JTAGCRITICAL
10
6
171513
242527
1 23
12
5
119
8
28
7
26
4
192123
22
14161820
GND
NC
BPM#3BPM#4BPM#5
DBA#DBR#VCC
TDI TMSTRST#
RESET#
TCK
FBOBCLK
BCLK#
VCC
TDO
VTAP
NC
BPM#2BPM#1BPM#0
GND
GNDGNDGNDGND
CB1 0.1u_X7RCB2 0.1u_X7R
R29 680
R24 150
R25 120
R32 62
R27 300
R42301RST0.01u_X7R
C7
L3 0.82uH-30mA R43 1RST
C80.1u_X7R
R44 1RSTL4 100nH-300mA
C90.1u_X7R
C19 2.2u_Y5V{VOLTAGE}
R46 150RSTCB20 2.2u_Y5VR47 42.2RSTR51 42.2RST
R55 42.2RSTR59 42.2RST
R56 10KSTR60 30.1KST
CB22 2.2u_Y5VR57 10KSTR61 30.1KST
CB23 2.2u_Y5V
R52 10KSTR48 30.1KST
R53 10KSTR49 30.1KST
L5 1uH-1206-1A{Prority}
C2570.1u_X7R
R70 0
R69 147RSTR67 226RST R68 0
R71 113RST
C30 0.1u_X7R
C31 0.1u_X7R
R79 62R80 62
R81 52.3RST
R82 61.9RST
R88 X_10K
R85 8.2K
RN210K
12345678
R86 4.7K
RN110K
12345678
R87 8.2K
R490 10K
BAT1R101 1KDZ2 1N5817
D1 1N4148S
DZ1 1N5817
R103 180K
R97 1K
C35 1u-0805_Y5V16V
RN310K
12345678
R502 10K
R17 75
R512 10K
R506 10KR507 10KR508 10K
R104 1K
R522 147RSTR521 226RST
R523 113RST
R23 62R26 62R28 62R31 62
R34 62R33 62
R30 200RST
R533 0 R534 X_0
R16 39
R18 27
+
CT4822u-16V
+
CT2100u-10V
R1200RST
R532200RST
+
CT122u-16V
R547 10K
R50 150RST
C391u-0805_Y5V16V
Q912N3904S
R645 X_0
R643 X_15K
R644 15K
R655 62
0.01u_X7RC40
R95 X_10K
0.01u_X7RC10
{VOLTAGE}
R45100RST
R96 1K
R862 4.7K
R857 4.7KR858 4.7K
Q93NDS7002AS
R8598.2K
Q94NDS7002AS
R860X_0
R861X_0
R546 X_10K
CMOS1SWITCH 4PCRITICAL12
34
Q952N3906LT1-SOT23
GTLREF(6,8)
ITP_CLK(13)ITP_CLK# (13)
BPM#5(6)BPM#4(6)BPM#3(6)BPM#2(6)BPM#1(6)BPM#0(6)
ITP_TDO(6)
ITP_TDI(6)ITP_TRST#(6)
ITP_TCK(6)
ITP_TMS (6)
BPM#5(6)BPM#4(6)
BPM#3(6)BPM#2(6)
BPM#1(6)BPM#0(6)
HSWING(8)
VCCA_FSB(8)
VCCA_DPLL(8)
VCCA_DDR(9)
XRCOMP(9)
YRCOMP(9)
YCOMPL(9)
YCOMPH(9)
XCOMPL(9)
XCOMPH(9)
VREF(9)
H_SWING (12)
H_VREF (12)
5VREF(12)
PSWRD(12)EE_DO(12)
THERM#(12)
RI#(12)
HL11(12)
H_COMP(12)
FERR#(12)
HL_SWING (10)
HL_VREF (10)
PROCHOT#(8,23,24)
CPU_GD(6)
HBR#0(6,8)
CPURST#(6)
ITP_TDI(6)
ITP_TRST#(6)
ITP_TMS(6)
ITP_TCK(6)
CPURST# (8)
ITP_DBR#(6)
FRONT_USB_DET#(12)
OC#7(12)
A20GATE(12)KBRST#(12)SERIRQ(12,14,24)
RTC_RST# (12)
MR# (14)
CI_SWING (10)
CI_VREF (10)
RSMRST#(12)
ICH_GD(12)
CSA_PME#(12)
SMB_ALERT#(12)
SMBDATA(12,16)
SM_LINK1(12,20)
SM_LINK0(12,20)
SMBCLK(12,16)
SUS_STAT#(12)
LNK_ALERT#(12)
PS_DETECT(12)
SIO_SMI#(12)
BATTLOW#(12)
FAN_CMD(12,23)
VCC_DDR_C2(9)
VCC_DDR_C3(9)
SIO_TRMTRIP# (14)
ICH_TRMTRIP# (12)
CPURST#(8)
TRMTRIP#(6)
ICH_TRMTRIP#(12)
TRMTRIP#(6,23)
BRD_ID1(11)
GD_10MS(14)
SMB_CLK(13,17,18,23)SMB_DATA(13,17,18,23)
SMB_CLK(13,17,18,23)SMB_DATA(13,17,18,23)
SMBCLK(12,16)SMBDATA(12,16)
1
1
A A
ICH5
GPIO 0GPIO 1
GPIO 5GPIO 6GPIO 7GPIO 8GPIO 9GPIO 10
GPIO 2
GPIO 11GPIO 12GPIO 13GPIO 14
GPIO 16GPIO 18
GPIO 21GPIO 22
I
IIIIIIII
AC_SDIN1 (multifuntion pin)
FunctionTypeGPIO Pin
GPIO 3GPIO 4
IO
PCI_REQ#4 (multifunction pin)
GPIO 19GPIO 20
GPIO 15
O PCI_GNT#4 (multifunction pin)I/O PCI_PERR# (multifunction pin)
PCI_IRQ#E (multifunction pin)PWM_GPIO4 (multifunction pin)
USB_OC2# (multifunction pin)USB_OC2# (multifunction pin)USB_OC2# (multifunction pin)USB_OC3# (multifunction pin)USB_OC3# (multifunction pin)
A20GATE (multifuntion pin)
I AUD_DET# (multifunction pin)
II THERM# (multifuntion pin)
SOS# (multifuntion pin)
Unused (multifunction pin)SIO_SMI# (multifunction pin)
MSIH/W Project Engineer : Prudence WangH/W Project Leader : Andy Chen
Unused (multifunction pin)
Unused (multifunction pin)Unused (multifunction pin)Unused (multifunction pin)
EE_DO (multifuntion pin)
II
GPIO 25GPIO 24 RI# (multifuntion pin)
KBRST# (multifuntion pin)
I EE_DI (multifuntion pin)SOS# (multifuntion pin)
PCI Slot 3 PCI_REQ#2 AD24
CLOCKREQ#/GNT#MCP/AB20 (PCI_CLK0)
INTD#
INTC#
INTC#
INTA#
CLK GEN PIN OUTMCP1 INT Pin
PCI_GNT#1PCI Slot 2
PCICLK0
PCI_REQ#1 AD23 PCICLK1
MCP/AB12 (PCI_CLK2)
INTD#
INTB#
INTB#
INTA#PCI_GNT#0
DEVICEPCI_REQ#0PCI Slot 1
PCI Config.
PCICLK2
AD22
INTD#
INTC#
INTA#
INTB#
MCP/AB18 (PCI_CLK1)
IDSEL
PCI_GNT#2
I SIO_PME# (multifunction pin)
Unused (multifunction pin)
GPIO 26 O SUSCLK (multifunction pin)GPIO 27 I AGP_PME# (multifunction pin)GPIO 28GPIO 29GPIO 30GPIO 31GPIO 32 EE_SEL (multifunction pin)GPIO 33 EE_CLK (multifunction pin)
I/O SMBDATA1 (multifuntion pin)
I/OI/O SMBDATA (multifuntion pin)I/O SMBCLK1 (multifuntion pin)
GPIO 49GPIO 48GPIO 47GPIO 46GPIO 45GPIO 44
GPIO 39GPIO 38GPIO 37GPIO 36GPIO 35GPIO 34
GPIO 43GPIO 42GPIO 41GPIO 40
LPC_CS# (multifunction pin)FAN_CLAMP (multifunction pin)
O
OOO
O
O Unused (multifunction pin)O Unused (multifunction pin)O Unused (multifunction pin)O Unused (multifunction pin)OOO
SOS# (multifuntion pin)
IIIO Unused (multifunction pin)
Unused (multifunction pin)CH_FAN_OVRD (multifunction pin)
OO
OO
SMBCLK (multifuntion pin)
DDC_CLK (multifuntion pin)DDC_DATA (multifuntion pin)
I/OI/O
Flash ROM
DIMM 1
MCLK_A0/MCLK_A0#
MCLK_B0/MCLK_B0#MCLK_A2/MCLK_A2#
DIMM 2MCLK_A1/MCLK_A1#
CLOCKADDRESSDDR DIMM Config.
MCLK_B1/MCLK_B1#
1010010BDEVICE
MCLK_B2/MCLK_B2#
1010001B
Function
VERSION_ID1
GPIO 66
SLP_S5#
I
GPIO 37
Unused
Unused
Unused
I
I/O
TRMTRIP#
I/O
I/O
I/O
Type
I/O
ATADET0
I
I/O
Unused
I
GPIO 40DSB#
SUSLED
Unused
GPIO 52
GPIO 33 I/O
PHY Disable
I/O
GPIO 15
PWRBTN#O
GPIO 86
PHY_DIS
I
DRVDEN0
GPIO 54 Unused
GPIO 70
GPIO 26
GPIO 13
Unused
OGPIO 31
GPIO 76
I/OGPIO 55
I/O
GPIO 34
I/OGPIO 45
I
GPIO 24BOARD_ID0SIO_ADDR
I/O
O
GPIO 42
GPIO 36
GPIO 30
GPIO 35
GPIO Pin
PCI_PME#
GPIO 10
GPIO 32
GPIO 41
I/O
I/O
GPIO 65
Type
CHASSIS_ID1
VERSION_ID0
I
SIO_PME#
GPIO 51GPIO 50
GPIO 57
Unused
GPIO 11
I/O
DLY_S3#GPIO 63
MOB#
I/O
HM_INIT#
I/O
I
I
ATADET1
I/O
PS_ON
GPIO 71GPIO 72
GPIO 62
O
I/O
I/O
Unused
FDD_DET I/O
BOARD_ID1CPUOCC#
GPIO 22
GPIO 12
O
RISER#2
O
Unused
Unused
GPIO 44
CHASSIS_ID0I
GPIO 85
RISER#1
O GD_10MSGD_30MS
GPIO 53
Unused
LPC Super I/O
GPIO 25
I/OGPIO 20
I
UnusedGPIO 16
GPIO 67
I/O
I/O
O
GPIO 74
I USB_SENS
I
GPIO 64
I/O
O
Unused
Unused
GPIO 61
I
GPIO 21
I
GPIO 23
Unused
SIO_SMI#GPIO 46
UnusedGPIO 75
GPIO 56
Unused
Unused
Unused
I/O
GPIO 43
GPIO Pin
GPIO 27
CPU_FAN
O
PLED
GPIO 60
Function
GPIO 17
I
GPIO 14
I/O
O
GPIO 73
I
PWBTIN#
O
Unused
BIOS Protect
Function
I
Pull down through 1K ohms (unused)GPI 4
GPI 0 Pull down through 1K ohms (unused)
IPull down through 1K ohms (unused)
Pull down through 1K ohms (unused)
GPI 3
I
II
TypeGPIO Pin
Pull down through 1K ohms (unused)GPI 2GPI 1
PCIRST#0PCIRST#1
BIOS Un_Protected
HDDRST#
TargetNorthbridge
PCI RESET DEVICE
Primary, Scondary IDE
BIOS Protected
PCIRST#2
1
BIOS Protect Config.
FWH, Super I/O,AGP slot
Signals
0
PCI slot 1-3, PCI Riser
VISE (MS-6715) 0C
General Purpose Spec
MICRO-STAR INt'L CO., LTD.
29 30Monday, October 21, 2002
Title
Size Document Number Rev
Date: Sheet of