14
Design and Analysis of a Low-Power High-Speed Charge-Steering Based StrongARM Comparator ICM’16 Authors: Mostafa M. Ayesh Sameh Ibrahim Mohamed M. Aboudina 1

] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

  • Upload
    others

  • View
    0

  • Download
    0

Embed Size (px)

Citation preview

Page 1: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Design and Analysis of a Low-Power High-SpeedCharge-Steering Based StrongARM Comparator

ICM’16Authors: Mostafa M. AyeshSameh IbrahimMohamed M. Aboudina

1

Page 2: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Outline

• Charge-steering concept• Proposed StrongARM comparator circuit• Delay analysis of the circuit• Simulation results

2

Page 3: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Charge-Steering Concept

• Charge-steering is using chargeredistribution without the need ofa DC path to GND.

• Ultra-low power technique

Charge-steering was introduced in[1]

3

Page 4: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Conventional StrongARM vs. Charge-Steering Based StrongARM

4

Page 5: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Timing Scheme for The Proposed Circuit

5

Page 6: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Different Phases of The Proposed Circuit

6

Page 7: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Delay Analysis of The Circuit – (1)

• The main equation governs the delay [2]

7

Where β 1,2 is the input transistors current factor, I tail is a function of input common-mode voltage and VDD, gm,eff is the effective transconductance of the back to back inverters and ∆Vin is the input difference voltage.

Page 8: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Delay Analysis of The Circuit – (2)

• the latch delay time is given in [3]

8

where ∆Vout,t0 is the initial difference between the output nodes just after amplification at time t0

Page 9: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Simulation ResultsPower vs. Sampling Frequency

9

Page 10: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Simulation ResultsComparator Outputs

10

Input common mode was chosen to get the least power and delay. ICM = 0.6V

Page 11: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Simulation ResultsComparator Outputs

11

Page 12: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Simulation Results Comparison Between Conv. StrongARM and this work

Comparison Point Conventional StrongARM This Work

Power consumption at 5 GHz clock 256 µW 33.3 µW

Max. speed for 5 mV input 5 GHz 14 GHz

Sensitivity at 5 GHz clock 4 mV 1 mV

Offset (excluding the input pair) 11.16 mV 3.8 mV

12

Page 13: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Thank you for your attention

[email protected]

13

Page 14: ] P v v v o Ç ] } ( > } Á rW } Á , ] P Z r^ Z P r^ ] v P ^ } v P ZD } u } · 2017. 5. 24. · Title: Microsoft PowerPoint - ICM_presentation Author: mayesh Created Date: 5/24/2017

Main References

[1] B. Razavi, “Charge-steering: A low-power design paradigm,” Custom Integr. Circuits Conf., pp. 1-8, Sep. 2013

[2] S. Babayan-Mashhadi and R. Lotfi, “Analysis and Design of a Low Voltage Low-Power Double-Tail Comparator,” in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 2, pp. 343-352, Feb. 2014.

[3] D. Johns and K. Martin, “Analog Integrated Circuit Design,” 2nd edition, New York, USA: Wiley, 2012.