7 Adv Host Integration 1234869680124198 3

TOPICS

ni.com/training

Lesson 7Synchronizing FPGA and Host Data Transfers

A. LabVIEW FPGA and Host CommunicationB. SynchronizationC. Direct Memory Access (DMA) FIFOsD. Lossless Data TransferE. InterruptsF. Handshaking

ni.com/training

A. LabVIEW FPGA and Host Communication

• FPGA VI and host VI are inherently asynchronous• Each VI runs independent of the other• Data transfer synchronization needs to be implemented

based on the application needs• To transfer large amounts of data between the target and

host at high rates you must buffer the data

ni.com/training

Synchronization and Buffering

• Synchronization—Causing tasks occur at the same time or in unison by using clock, triggers, or events• Buffer—An area of computer memory that stores multiple

data items

ni.com/training

B. Synchronization

• Level of synchronization depends on the application• Synchronization not required in some slower control

applications− For example, if the data acquisition loop is faster than the

control loop, the control loop reads the most recent value• Synchronization required to acquire and transfer lossless

data at a known rate

ni.com/training

Asynchronous vs. Synchronous

• Asynchronous Applications− Applications that don’t require tight synchronization for control

or data processing− Timing performed on the FPGA, but no synchronization to the

host application− Most recent data is okay, many control applications• Synchronous Applications

− Synchronization required between FPGA VI and host VI

ni.com/training

Synchronous Applications

• Timing control− Timing from the FPGA/acquisition controls the timing/loop rate

of the host VI, and vice-versa• Synchronized Data Transfer

− Synchronization transfers/streams data from acquisition to host VI for processing and logging

− Lossless data transfer

ni.com/training

Synchronization Methods

• Direct Memory Access (FIFO)• Interrupts• Handshaking

ni.com/training

C. Direct Memory Access (DMA) FIFOs

Data Buffering• To transfer larger amounts of data at high rates between the

target and the host you must buffer your data.• The best way to buffer data is by using Direct Memory

Access (DMA) data transfer methods.

ni.com/training

Direct Memory Access (DMA) FIFOs (continued)• Transfers data from FPGA directly to memory on the RT controller

through bus mastering.• Streams large amounts of data.• Provides better performance than using local FIFO and reading

indicators.• Host processes data while FPGA transfers data to host memory.• Without DMA, processor must read data.• Consists of two parts—FIFO part and host part.• FPGA writes data one element at a time to the FPGA memory.• DMA engine transfers data along PCI bus to host memory.

ni.com/training

GO

AL

Demonstration: Target-to-Host DMA FIFO

Explore how the FPGA transfers data to the host.

<Exercises>\LabVIEW FPGA\Demonstrations

ni.com/training

GO

AL

Demonstration: Host-to-Target DMA FIFO

Explore how the host transfers data to the FPGA.

<Exercises>\LabVIEW FPGA\Demonstrations

ni.com/training

Creating DMA FIFOs

• Create DMA FIFO the same way as FPGA FIFOs− Right-click target− Select New»FIFO− Choose Target to Host

or Host to Target asType

• All DMA FIFOs are U32 data type− Must convert to

and from U32.

ni.com/training

Writing Data to a Target-to-Host DMA FIFO

Drag FIFO from Project Explorer window.

ni.com/training

Writing Data to a Target-to-Host DMA FIFO (continued)

FIFO Write Function• Element—Inputs the data element to be stored. • Timeout—Inputs the number of clock ticks the function waits

for available space in the FIFO if the FIFO is full. The default is 0, or no wait. A value of –1 prevents the function from timing out. • Timed Out?—Returns True if space in the FIFO is not

available before the function completes execution. − If Timed Out? is True, the function does not add Element to the

FIFO.

ni.com/training

Reading Data from a Target-to-Host DMA FIFO

Read a DMA FIFO in the host:1. Open a reference to the FPGA2. Add an Invoke Method function3. Choose the DMA FIFO»Read

method

ni.com/training

Reading Data from a Target-to-Host DMA FIFO (continued)

Read a DMA FIFO on the host:• Number of Elements

− Function completes when elements are read or timeout is reached

− Same overhead regardless of the number of elements; read more elements if host is too slow

• Timeout—Time to wait before timeout (–1 = indefinite wait; Default is 5,000 ms)

ni.com/training

DMA FIFO with Blocking

Implementing a DMA FIFO with blocking:• User specifies number

of elements• Best method when

input/output rate is known

ni.com/training

DMA FIFO with Polling

Implementing a DMA FIFO with polling:• Acquires as many samples

as are currently available• Best when the

input/output rate isunknown

ni.com/training

Writing Multiple Channels

Writing multiple channels of data to a DMA FIFO by interleaving

ni.com/training

Reading Multiple Channels

Reading multiple channels from a DMA FIFO in the host

ni.com/training

D. Lossless Data Transfer

• Lossless Application• Overflow—DMA Full?• Underflow—Check for –50400

ni.com/training

Overflow

Overflow—too many data points for buffer, may lose data• Acquire data slower• Increase number of elements to read on the host• Increase the rate that the host reads data• Increase buffer sizes on FPGA and host

ni.com/training

GO

AL

Demonstration: Target to Host DMA FIFO – Overflow

Explore how overflow of the DMA FIFO occurs if theRT host VI is too complex.

<Exercises>\LabVIEW FPGA\Demonstrations

ni.com/training

Underflow

• Underflow—not enough data to read, FIFO read times out• Increase timeout• Read data less often• Read smaller sets of elements

ni.com/training

GO

AL

Demonstration: Target to Host DMA FIFO – Underflow

Explore how underflow occurs when the DMA FIFO tries to read data before it is available.

<Exercises>\LabVIEW FPGA\Demonstrations

ni.com/training

GO

AL

Exercise 7-1: DMA-Based Data Transfers

Observe how DMA-based handshaking works.

ni.com/training

E. Interrupts

• Send a trigger from the target to the host application.• Why use an interrupt?

− Eliminate polling − Allow host to perform other operations while waiting for the

Interrupt signal• Communicate over a physical hardware line

ni.com/training

Advantages of Interrupts

• An interrupt requires execution of a low-level driver on the host, so a host can process more polling operations/s than interrupts/s• Comparison statistics for a Networked RIO Device:

− A single poll requires 10 s− An interrupt requires about 250 s• Use Interrupts when FPGA sends data less often and host

must do other processing

ni.com/training

Implementing an Interrupt

ni.com/training

Implementing an Interrupt (continued)

Interrupt Express VI• IRQ Number

− Specifies which logical interrupt (0 – 31) to assert− Default is 0 • Wait Until Cleared

− Specifies if this VI waits until the host VI acknowledges the logical interrupt

− Default is False• Wait Until Cleared as True causes jitter due to dependency

upon the host VI

ni.com/training

Host and Interrupts

• Host must acknowledge interrupts• Use Wait on IRQ and Acknowledge IRQ methods

− IRQ Number(s)—specifies the logical interrupt or array of logical interrupts for which the function waits

− Timeout (ms)—specifies the number of milliseconds the VI waits before timing out. –1 = infinite timeout

− Timed Out—returns TRUE if this method has timed out− IRQ(s) Asserted—returns the asserted interrupts. Empty or –1

array indicates that no interrupts were received

ni.com/training

Acknowledge IRQ Method

• Acknowledges and resets to the default value any interrupts that occur− Wire after the Wait on IRQ method− IRQ Number(s) specifies the logical interrupt or array of logical

interrupts for which the function waits

ni.com/training

Interrupt Example

ni.com/training

DMA FIFO with Interrupts

Implementing a DMA FIFO with an interrupt• Prevents the CPU from polling the DMA FIFO to see if elements have

arrived− Least resource intensive DMA FIFO transfer method− Slowest DMA FIFO transfer method due to IRQ delay

ni.com/training

GO

AL

Exercise 7-2: Interrupt-Based Handshaking

Observe an example of how interrupt-based handshaking works.

ni.com/training

F. Handshaking

Handshaking—Checks that a receiving device is ready to receive or a transmitting device is ready to transmit• Handshaked synchronization—occurs when two or more

devices act in sequence• Host uses Boolean controls and indicators (data available

and data read flags) on the target to coordinate operations• Requires polling• Assures that all data that is sent is also received

ni.com/training

Handshaking Process

1. FPGA acquires data and writes values to Array

2. FPGA writes True to Data Available

3. When Data Available is True, host reads data

4. After reading data, host writes True to Data Read

5. FPGA loop iterates when Data Read is True

ni.com/training

Quiz

1. Which of the following are methods of transferring data from the target to the host?a. Handshakingb. Target-scoped FIFOc. Interruptd. DMA FIFOe. FTP

2. What error are you likely to get if you create a DMA FIFO that is too small?a. Underflowb. Overflowc. Evenflow

ni.com/training

Quiz

3. What happens when a DMA FIFO has an underflow condition?a. The FPGA resetsb. The FIFO Read throws

Error –50400c. The Timed Out? indicator

latches true

4. Which technique requires the host VI to use polling?a. Handshakingb. Interruptsc. DMA FIFO