PollEx Updates Period: 2019.01.01~2019.09.30 30 September … · 2019-09-30 · Tools - PCB Data...

Preview:

Citation preview

PollEx Updates

Period: 2019.01.01~2019.09.30

30 September 2019

Interface - ODB++

Added Option: “User Setting Layer” menu is added to get the certain layer from ODB++.

Interface - Allegro Expansion

Added Option: Hatched display is supported for polygon shape.

Component Arrangement Plan - Setting

Added Option: It is able to export with having file name(*.caps) and date of ECAD file on

PDF.

Option - Attribute Finder/Search Parts Using Pin Pitches

Added Option: ‘Long Pin Pitch’ information is added.

Tools - PCB Data Extractor

Added Option: It is added to export property of each net.

Interface - Altium Designer

Added Option: Reference is distinguished if partition is different even though they are using

same reference name.

File - Export To

Added Option: The property can be added when netlist exports for Mentor Graphics’ PADS

format.

Setting

Added Option: ‘Close All’ button is added.

Environment - DFM

Added Option: Added option to Limit the number of CPU Core to use

New Items/DFM Input Manager

- Added new item to register and manage multiple DFM Input files

- Added synchronize feature from DFM Item settings to the other DFM infput file

DFM Input

Added Option: Added option to set Point Tool per each DFM Input file

Board – Guide Hole

Added Option: Enhanced the setting type of Guide Hole location check

Added Option: Added Center Guide Hole and Guide Hole clearance checking option

- Guide Hole location setting by the standard position of board (Left-Top, Left-Bottom,

Right-Top, Right-Bottom)

- Added option to check if Center Guide Hole exists in the design.

- Added option to check the clearance between Guide Hole and Route Pattern or Copper-Pour.

The clearance can be checked by Top, Bottom and Inner layer.

Board – PCB Outline Spacing

Added Option: Added option to check the clearance of PCB Outline according to the

component direction

Added Option: Added option to check the clearance between PCB Outline and component’s

Solder Mask.

Board – Routing Slit

Added Option: Added option to recognize as the measure base area where Routing Slit Layer

and user defined layer line overlap

Board – Sub Board Placement

Added Option: Added option to check Misalignment Mark and added check box per each

checking item

- Added option to check the Misalignment Mark existence where the mark is specified and

to check the mark width

- As the Misalignment Mark check item is added, the check box is added on the existing

menu.

Board – Min Silk Width

Added Option: Added option to exclude special characters when checking text size. When the

option is selected, special characters are excluded from the checking (only numbers and

alphabetical characters are checked)

Component - OSP

Added Option: Added option to exclude Through-Hole Type Pad from checking

Added Option: Added option to exclude Pads having OSP from checking

Component – First Pin Mark

Added Option: Added option to define the First Pin Mark shape

Component – Reverse Placement Spacing

Added Option: Added option to recognize as Pad area where conductive shape and solder

mask overlap

Etc. – TCP Pad

Added Option: Added option to check the minimum size of TCP Pad

Etc. – TCP Dummy Pad

Added Option: Added option to check the clearance between TCP Dummy Pad and Copper-

Pour

Added Option: Added option to exclude components on clearance checking between keep-out

area of TCP Dummy Pad and component

Etc. – Text Existence

Added Option: Added option to check the existence of prohibited string in the design

Etc. – Text Existence

Added Option: Added option to check the existence of string from left side of the PCB

Design Name to user specified position.

FPCB – Figure Layer

Added Option: Added measure base for components to be checked (Solder Mask, Pad/Solder

Mask Overlap)

Added Option: Added option to check only the Layer Object related to the specified

component

Pad – Silk on Pad

Added Option: Added Measure Base setting option for the target pad

Pad – Solder Resist Pad

Added Option: Added option to check whether a specific part area is covered with Solder

Mask.

Pattern – Unrouted Net

Added Option: Added option to exclude specified components from checking.

- The option is exclude checking the specified components when not connected to Net

although GND Net Name of the component is assigned.

Placement – Mark Placement

Added Option: Added option to check the Mark position from the reference point of the PCB

Board Left Top, Left Bottom, Right Top, Right Bottom)

Placement – Placement

Added Option: Added option to select the Soldering Direction as the long side of the board

Added Option: Added option to check symmetric placement

Placement – Placement Keepout

Added Option: Added option to set Keepout area considering component direction

Tooling – Screw2

Added Option: Added option to exclude the Net connected to the Screw from checking

Excel Export/Export Result Table “Main Item List” and “Sub Item List” sheets are added to the Excel Report File.

HighSpeed/Routing Area Ratio - Modify Layer selection method: user can set “Inner Layer” and “Outer Layer”.

DFE Input/Define Differential Pair Add feature: User can preview the selected differential net paring result.

Net/Via Quantity Added Option: Added option to verify VIA quantity around defined components.

Component/Approach Pair Comp Added Option: Added “Component Location” item to “Measure Base”.

In this case, the maximum separation distance between two components is

checked based on the component coordinates.

Component/Approach Pair Comp Check method is changed: Change check method when “Comp2” has multiple components.

Before: Only the nearest component among the components of “Comp2” group is checked.

After: Check distance between all components of “Comp2” and “Comp1” components.

Net/Net to Net

Check method is changed: Change check method for “Total Parallel Length Check”

Before: Only check “Total Parallel Length” in same layer.

After: Check after adding “Total Parallel Length” of all layers.

Net/Length

Check method is changed: Modify “Manhattan Ratio Check” checking method

Before: Pass if “Manhattan Length – Tolerance” < Length < “Manhattan Length + Tolerance”.

After: Pass if Length < “Manhattan Length + Tolerance”.

Net/BUS(T-Topology) Check method is changed: Change the selection method of the target component

Before: Check all the components connected to specified net.

After: Check only the active components connected to specified net.

Network Analysis

Change to save all the related parameters when saving “Network Analysis” results.

Data Line Analysis, ADD/CMD/Cntr Line Analysis, Automatic DDR BUS

Analysis Added option to select buffer as manual during buffer setup.

- Select “Manual buffer selection” option: Each buffer models can be set manually.

- Unselect “Manual buffer selection” option: The same type of buffer model is automatically

set for the same type of net.

Automatic DDR BUS Analysis Change the method of applying Vref as a reference when measuring timing margin.

Before: Set the Vref value by referring to the IBIS model.

After: Set the Vref value by referring to the “Timing Table” that based on JEDEC. (Vref =

VDD/2)

File/Save as project Added feature: “Copy Project”

When executing “Copy Project”, the following items from “Base Project” are copied to “New

Project”.

1) Properties/Nets

2) Properties/Composite-Nets

3) Properties/Parts

4) Properties/Components

5) SI Analysis results(Option)

6) PI Analysis results(Option)

7) Thermal Analysis results(Option)

Layer Control

Added Option: Solder Mask and Drill layer are added to display.

Layer Control Added Option: Layer ordering to display is added.

Measure Added Option: ‘Measure’ menu is added for checking object’s size, distance.

① Object Size (Radius, Diameter, Height/Width)

② Edge, Center, Minimum Distance

③ Delta X, Delta Y(Horizontal, Vertical)

④ Dimension Display (Keeping measurement status, Text Scale)

Tools – Clearance Check Added Option: To check the distacne between ‘Standard Metal Mask’ to other object

① Clearance between component’s own self metal mask

② Clearance between metal mask to metal mask

③ Clearance between metal mask to metal mask on imported ECAD data

④ Clearance between metal mask to solder mask on inported ECAD data

⑤ Clearance between Via to Via on imported ECAD data

Tools – Export Gerber Added Option: Can export board outline to export Gerber file.

Added Option: Can export metal mask of ECAD data to export Gerber file.

Standard of Mask Design – Metal Mask DB Setting Added Option: If user used broken component which is different shape with original library’s,

it can be supported for each pin to regiter metal mask.

Standard of Mask Design – Metal Mask DB Setting Added Option: ‘Shape Editor’ is added to register particular shape’s metal mask.

Standard of Mask Design Enhanced: Metal mask which shape is changed by user displays as another color to distingush

it.

Reference List Enhanced: Metal mask which shape is changed by user displays as another highligt color to

distingush it.

Added Option: Refence list can be exportid to MS Excel format.

Environment - View Added Option: Layer ordering to display is added.

Added Option: Solder Mask and Drill layer are added to display.

UPE – Tools - Logic Symbol Configuration Table Editor

Added Option: When executing “Test Symbol Generation” for viewing edited logic symbol

in “Add/Edit” window, if there is no part to select for viewing test symbol then display a

message window with “No parts are available for testing for this package code” strings.

Added Option: Enlarge the available character counts from 2 to 4 for defining usage key code.

UPE – Tools - Footprint Configuration Table Editor

Added Option: Change location of the “Part name text” in CAM Layer Data of Add/Edit

window is not applied. It was modified correctly.

Added Option: When executing “Test Footprint Generation” for viewing edited footprint in

“Add/Edit” window, if there is no part to select for viewing test footprint then display a

message window with “No parts are available for testing for this package code” strings.

Added Option: Enlarge the available character counts from 2 to 4 for defining usage key code

UPE – Footprint, Logic Symbol Tab Menu

Added Option: Change Footprint List display format

- Delete “S” column in footprint list.

UPE – Footprint Tab Menu – Edit Footprint

Added Option : Add Footprint Editor Function

- Manual footprint editor is now available to create/edit footprint shape.

UPE – General Tab Menu – Package Type Box

Added Option : Expanding multiple packages supported package types

- Package Type like below supports multiple packages.

Recommended