Logic Families - UCLAicslwebs.ee.ucla.edu/.../03_ee215b_static_logicfamilies.pdfEE 215B 11 Source...

1EE 215B

Logic Families

C.K. Ken YangUCLA

yangck@ucla.eduCourtesy of MAH,JR

2EE 215B

Overview

• Reading– Rabaey 6.2 (Static), – W&H 6.2.1-5

• Overview– This set of notes cover in greater detail Static Logic Families.

Since Static CMOS and Pseudo-NMOS were previously discussed, we focus the static logic section on various pass-transistor logic families.

3EE 215B

Designing Advanced Circuits

• There are intrinsic tradeoffs between– Performance (delay)– Power– Noise margin– Layout area– Complexity / design time (time to market)– Robustness

• Will it work across variations in process and environment? Process scaling? Noisy environment?

• Usually forced to use the more advanced techniques in the critical areas of the design (e.g. custom datapaths)

• Tradeoff is speed, area, power vs. design time• You’re fighting against I = C dV/dt

4EE 215B

Design Considerations

• Noise sensitivity– What is the impedance at each node?– How easy is it to inject noise?– How close to the “onset of failure” is each node operating?– Charge sharing in real circuits due to parasitic caps

• Timing requirements (we will revisit later when we talk about clocking)– Number of clocks– Critical races

• Manufacturability and portability– Do you require control of 2nd order process parameters?

• Well resistors, lateral diodes, etc.– Will it work after shrink?

• Shrink gives both performance enhancement and cost reduction• Reliability

– Are devices operating outside their normal range (bootstrapping)?

5EE 215B

Static CMOS Logic Families

6EE 215B

Static CMOS Families Outline

• Static CMOS– We knows this one well… so

skip it.• Pseudo-NMOS

– Power hungry but very good for ORing structures.

– You can turn off the PMOS during testing.

• CVSL, Static DCVS• DSL• Source Follower Logic• Ganged CMOS• Current-mode Logic

7EE 215B

CVSL or DCVS

• Cascode-voltage switched Logic (Heller ’84)– Static differential cascode voltage switched (DCVS)

• Use the faster devices to build the logic.– Outputs will transition as long as the HIGH inputs can enable the

NMOS to win the fight agains the PMOS (cross-coupled transistors)

• Only pull-down on one side of the structure.• Pull down past VTP is sufficient to start the positive feedback• So sizing ratio is not high P:N=1 is fine.

• Speed and power are worse due to the fighting.– Only during the transient.– Falling is the faster (earlier) transition.

• Sizing is a tradeoff– If PMOS is too big, NMOS can’t win.– If PMOS is too small, pull-up is too slow.

8EE 215B

Example: DCVS Full-Adder Pull-Down Network

Sum Sum

a a

b

c

b

a

c

b

Carry Carry

a b

c ca c ca

ab

• Need true and complementary inputs (doubles the wiring)• Lots of different load structures are possible

– Each becomes a different “logic family”• Sizing is same as in domino

9EE 215B

Static Differential Split-Level Logic (DSL)

• Vref keeps the source (Di,Do) from rising above Vref-VT. The cross coupled PMOS is the positive feedback that pulls the outputs F and F’ to nearly full swing. – Di,Do are around VDD/2

• The circuit can actually use Do (the low swing) as the output of the block so the V is less to reduce power and improve speed.

• However, the circuit burns static power. Refence value must be pretty well controlled to keep power low.

Pull-downTree

F FVref

Di Di

Do Do

PfenningJSSC10/85

10EE 215B

Aside: Cascode Nonthreshold Logic (CNTL)

• CNTL (Wang89) is an extension of DSL and a variant of NTL (non-threshold logic).

• NTL – A pseudo-NMOS gate with an RC to ground.– DC characteristic is almost linear (gain is R1/R2).– Output starts to transition before the input hits the logical

threshold… hence NTL.– But current is actually less, so is it actually faster?

f

Pull-dn

NTLCNTL

f f’

R2

R1

11EE 215B

Source Follower Pull-Up Logic (SFPL)

• What slows down CMOS is the NOR-type structures• Recall Diode-Based Logic• We can duplicate it for wide ORing functions

– NMOS pull-up (like a diode) (Simon ’92)• Up to about >VDD/2• Fights against the static pull-down NMOS• Skewed inverter following the gate

– Or speed up pull-down with extra devices.– The gate looks like the pseudo-NMOS NOR with gated input.

– DC current because inverter PMOS is slightly ON

AB A or B

A B C D

(A+B+C+D)’

3 3 3 3

3

6

6/0 3 3 3 3

12EE 215B

Ganged CMOS

• A somewhat wacky idea– Very similar to the pseudo-NMOS with switched PMOS

device.– Accept some DC current (like pseudo-NMOS) but less.

• Concept is to basically connect the output of inverters together (Johnson ’88)– Sizing is a bit tricky.– Static current only ½ of the time (when? ______)

2

4

2

4

A BA nor B gdn=____

gup= ____

13

Current Mode Logic

• Use transistors as switches that steer a fixed current to the output.• Output voltage swing is IR (2x differentially)• Differential steering so VCM (and VOL) >VTN.

– Not like pseudo-NMOSEE 215B

14

Why CML?

• Make the entire pull-down network look like a current source.• RC of output determine the speed.

EE 215B

• Small R (big I) makes it fast.

• Differential inputs reduces the switching threshold

• Less parasitic and input capacitance.

15

Building Logic with CML

• Stacking is a problem.– Need to keep devices in saturation.

• More on the design consideration when we talk about amplifiers. EE 215B

16EE 215B

Pass-Transistor Logic Families

17EE 215B

Pass Transistor Outline

• Pass transistor characteristics• Transmission gate logic

– Some examples– Delay, power and noise characteristics

• Full Adder using transmission gate logic• Complementary Pass-Transistor Logic (CPL)• Other pass-transistor logic families

18EE 215B

Review: Transmission Gates (TG)

BA

C C

A B

C

C

V = 0

V = Vdd-VT*

V = Vdd

V = VT*

• Complementary transmission gates can be used as switches– nMOS passes 0 well– pMOS passes 1 (Vdd)

• pMOS device primarily useful for last part of rising output and to pull-up to full rail• Make it small to reduce parasitic capacitance (size equal to nMOS)

• Can degrade VOL or VOH by VT* if only one type is used– VT* - body effected

• Most heavily used in multiplexors and latches• Also good for implementing static XOR gates and logic that use XORs (adders,

parity generators, multipliers, etc.)

19EE 215B

Pass Transistor Properties

V = Vdd - VT

V = Vdd - 2VT

V = Vdd - 3VT

V = VT

V = 2VT

V = 3VT

• This is BAD!• Do not drive pass gate with a pass gate output along a long series

chain– Quickly degrades outputs and eats into noise margin– If Vdd = 3.3 and VT = 0.7 Vdd - 3VT = 1.2V (< VS of an inverter)– Severely limits low voltage operation

20EE 215B

Transmission Gate Properties

• Can be very fast for implementing some functions• No amplification• Only use with a lightly loaded output – can have lots of parasitic

capacitance at the output• Need to generate true and complementary controls for pMOS

and nMOS devices• Series transmission gates get very slow after cascading from

series R and diffusion caps– Limit to 2 or 3, depending on process

• Usually follow a transmission gate network with an inverter or complex static CMOS gate– Provides amplification to speed up edges

21EE 215B

Transmission Gate 4:1 MUX Examples

out

s0 s0 s1 s1

A

B

C

D

out

sA sB sC sD

A

B

C

D

(a) (b)• No decoder needed• Better when control-critical or wire

limited• Parasitic capacitance is distributed

along path

• Need to decode select lines• Better when data-critical or gate-

limited• Parasitic capacitance lumped at the

output

Multiplexing function easily enables other complex functions.

22EE 215B

Delay in Transmission Gate Circuits

• Transmission gates can be analyzed using an RC model• Must also considering the resistance of the gate driving TG in the RC

network.

In S

S’

A out

23EE 215B

Resistance of Pass Transistors

• There are 2 devices in parallel, but one is passing a weak value– Resistance of nMOS pulling up = 2RN_pulldn/sq– Resistance of pMOS pulling down = 2RP_pullup/sq

• Given equal sizing for P and N of transmission gate– Pull-up is 2R(nMOS) || 2R(pMOS) = R/sq– Pull-down is R(nMOS) || 4R(pMOS) = 0.8R/sq (~ 1R/sq)– So, can approximate the resistance as R/sq

0.0 1.0 2.0 3.0 4.0 5.0Vout

0.0

10

20

30

R(k)

RN

RP

REQ

2VDD

3Vout

24EE 215B

Delay of Transmission Gate Example

As an example, compute delay through 4:1 mux designs (a) and (b):• Let gate and diffusion cap of unit transistor be C• TG has P:N ratio of 1:1• On TG has both diffusion and gate capacitance.• Drive input with unit inverter (P:N=2:1), loaded with inverter of sizing factor of f

• Series transmission gates get very slow after 2 or 3 cascaded gates• Local wiring makes this worse

Ex: a 64 bit parity generator can be built with 6 stages of transmission gate XORs. Buffer after every 2nd or 3rd stage, depending on process

R R R

6C 8C (5+3f)C t = (37+9f)RC(a)

(b)

R R

6C (9+3f)C t = (24+6f)RC

25EE 215B

Merging TG Logic with Static CMOS Logic

A

AA

C

C

A

B

B

B

F = ( A B + A B C ) ( A C )

NAND

• Break long series of switches with amplifying elements – Not only an inverter, but can also use other complex CMOS gates

26EE 215B

Transmission Gate Caveats

• Contention– Two transmission gates can be on simultaneously, causing glitches

and burn power– Often because pMOS and nMOS don’t turn off simultaneously or

because two mutually exclusive mux selects have a race– Especially bad when driven by a dynamic node (illegal)

sel

sel

sel

sel

27EE 215B

More Caveats: Coupling and Noise

• Coupling / Noise– What happens if the source input goes above Vdd or below Gnd?

• Can inadvertently turn on a pass transistor• Can happen when driven through a long wire and on-chip Vdd and Gnd

are different– Noise coupling in long wires can glitch the output

Vdd

V

V

VddV

VddVt

28EE 215B

Example: Transmission Gate Full Adder

• Can easily implement XORs in transmission gate logic to build adders

• Input to Output speed paths differ for A, B and CI

– CI is closest to the output and therefore the fastest input

– B is farthest and slowest– Order inputs according to signal

speeds• Can taper transmission gate sizes • Reduce input loading by eliminating

unnecessary pass transistors– Given static inputs Vdd and Gnd

A

B

CI

CO

AB CI

S

CBAS BCACABCO

29EE 215B

Example: Other Transmission Gate XORs

• 8 transistor XOR • 6 transistor XOR

F = AB + AB

A

B

F = AB + ABA

B

F = AB + AB

A

A

B

B

30EE 215B

Example: Using the XORs in Full Adder

• Avoid series T-gates.– A, B, and Ci are driven by inverters.– P and P’ (output of T-gates) only drives gates of transistors.

A

B

P

Ci

VDDA

A A

VDD

Ci

A

P

AB

VDD

VDD

Ci

Ci

Co

S

Ci

P

P

P

P

P

Sum Generation

Carry Generation

Setup

31EE 215B

Transmission Gate Tricks

• pMOS device in a transmission gates are annoying– Doesn’t speed up path much– Adds capacitance and requires complementary control lines

• Get rid of the pMOS degrades output VOH to Vdd-VT– Compensate by skewing subsequent gate so that its input switching

point is low– Or, restore output with weak feedback or pseudo-nMOS

weak weak

• Noise margins are still degraded and have been known to fail when Vdd is reduced

• Use carefully, if at all…

32EE 215B

Impact of Level Restoring Transistor

• There is a name for this!– LEAN Integration with Pass-transistors –

LEAN (Yano 96)

(a) Output node (b) Intermediate node X

0 2 4 6t (nsec)-1.0

1.0

3.0

5.0

0 2 4t (nsec)

-1.0

1.0

3.0

5.0with

withoutwith

without

6

VXVout

X out

B

A=VDD

VB

33EE 215B

Complementary Pass-Transistor Logic (CPL)

A

A

B

B

B B

AB

AB

A

A

B

B

BB

A+B

A+B

• nMOS only pass-transistor network for logic operations– Significantly cuts down transistor count and parasitic caps– Requires complementary inputs and provides complementary outputs

• Degraded VOH due to VT drop– Can use low VT nMOS devices

• increases processing complexity for these devices• reduces noise immunity• more leakage

Yano JSSC4/90

34EE 215B

A CPL Full Adder

A

B

SumCarry

B

A

C C

BB

AA C CAA

Carry Sum

B B

AA

CC

XOR

• According to paper: 60% delay, 80% power, similar area as a standard CMOS.

35EE 215B

Aside: Double Pass-Transistor Logic

CPL DPL

R 3W W2W

R

R R/3R R

AB

BA

NAND/AND

AB

BA

Out Out

Example

• Extending upon CPL, to better pass a high signal (especially in low supply) by using PMOS transistors for transmission.

• Small improvement (5%)

Suzuki JSSC11/93

36EE 215B

Aside: DPL Adder Example

Sum

Circuit

Carry

Circuit

37EE 215B

Other Variants of Pass-Transistor Logic

• Several other families– Most are extensions of CPL using different implementations

of the tricks mentioned earlier.• Example: Energy Economized PTL – EEPL (Song 96)

– Drives the pull-up PMOS from out’– Turn off the fighting on the pull-down)

• But the fighting is turned off after a delay… so the improvement is not clear.

38EE 215B

Variants that Eliminates the Output Inverter

• Since the PMOS essentially restores the voltage levels…– One can argue that we don’t really need the inverter

• DCVS-PG – uses the same pull-up as DCVS.• PPL – similar to DPL where two separate networks are used;

except use NMOS restore transistor for the PMOS network.– The problem is that the cross-coupled devices now needs to

be bigger to restore the swing well.• Otherwise, this results in a long chain of pass-transistors.• Net result is a more noise sensitive logic.

39EE 215B

Swing-Restored Pass-Transistor Logic

• SRPL (Parameswar JSSC 96)– Use cross-coupled inverters

to restore swing.• Basically added NMOS

cross-coupling• Sizing issue

– NMOS cross-coupling will fight against the pull-up so the sizing can’t be too big.

– Small inverters wont buffer well.

40EE 215B

Gate Optimization in SRPL

• Sizing focuses on the PMOS– Size PMOS small to have a

high-speed latch– Size PMOS large to increase

driving ability• Adjust platch/nnetwork and nlatch/nnetwork

– Wide range of ratio• The author’s simulation shows a

substantial design margin

41EE 215B

Pass-Transistor Logical Effort (PTL)

• Consider the pass-gate and the driving gate together as a single gate.• Assume true and complement inputs/outputs as clusters (a single

signal).– S and S’ = 5 unit capacitance.– The assumption is that S’ is generated with a FO1 delay (short

delay)– LE S (pull up) ~ __________– LE In (pull up) ~ __________

In S

S’

A B2

3

4

24

2

2

1Q

S’S

42EE 215B

Logical Effort: CPL Example

• CPL Example: • Let M1=M2=M3=4

– LE a-input = 4/3– LE b-input = 2/3– A-input is not any better than a normal NAND gate

• Would be better if we precharge M2.• Wont be able to distinguish between CPL and EEPL or SRPL.

ba

M2

M1

M3 C2

C1

M3M1

C1 C3

43EE 215B

Pass-Transistor for a Decoder

• For decoder, some addresses may arrive earlier,– Let, a, be the early arrivals

• Signals may be shared– c may be distributed over a long wire to all the final decodes.– Make M1 large and drive the address line C1.– The effect is an AND function that is smaller.– Delay is also much smaller

ba

M2

M1

M3 C2

C1c

d

44

Summary

• Static logic families other than static CMOS improves performance in a number of ways– Reducing voltage swing– Eliminating the complementary block– Reducing the switching threshold– Compacting the switch network using both S/D and gate as

inputs.• Often results in tradeoffs

– More sensitive to noise– DC power dissipation.

• Can be very effective when used judiciously

EE 215B