View
0
Download
0
Category
Preview:
Citation preview
Version 1.0 Dec 2015www.estek.com.cn 1
KSR-5.0V2M2
Ultra Low Capacitance TVS Diode Array.
Schematic and pinning diagram.
Pin 4 – back side – GND. Mechanical date: Ax= 380 um, Ay=420um, Pad Size for Pin 1, 2 - 80 *90 um.Pad Size for Pin 3 -100*100 um.
Chip thickness: 138+/-12um. Scribe Line width - 40um. Top Metal: Al - for wire bonding. Back side - Anode: Ti-Ni-Ag for soldering.
Limiting valuesParameter Symbol Conditions Value UnitReverse Stand-off voltage VRWM - 5 V Peak Pulse Power Ppp tp=8/20us 100* W Peak Pulse Current Ipp tp=8/20us 4* A
Electrostatic Discharge VESD IEC 61000-4-2, level 4. >8 (Contact);
>15 (Air). kV
Max.operating temperature Tj - +125 ºC
Characteristics (Tj=25ºC)SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
VBR Breakdown voltage IR=1mA 6,1 7,0 - V
IR Reverse leakage current V=5V - 0,9 uA
VF Forward voltage IF=15mA - - 1,15 V
VCL Clamping Voltage Ipp=1.0A, tp=8/20us Ipp=4.0A, tp=8/20us
- - 15* 25*
V
CJCapacitance. Any I/O pin to Ground VR=0 V, f =1MHz - - 0,8 pF
CJCapacitance between I/O pins. VR=0 V, f =1MHz - - 0,3 pF
*- For Device testing
3
1
2
A
1 2
3
4 , GND
Recommended