Dale & Lewis Chapter 5 Computing components. Let’s design a computer Generic CPU with...

Dale & Lewis Chapter 5Computing components

Let’s design a computer• Generic CPU with registers

− Program counter (PC) – 5 bits (size of addresses)− Instruction register (IR) – 8 bits (op code + address)− Memory Address Register (MAR) – 5 bits Main Memory− Memory Data Register (MDR) – 8 bits (byte addressable)− Accumulator (A or Acc) – 8 bits

Instructions

• Instruction format: 3-bit op code, 5-bit address• Instructions and their op codes

op code Instruction

000 HALT (HLT)

001 LOAD (LDA)

010 STORE (STA)

011 ADD (ADD)

100 SUBTRACT (SUB)

101 BRANCH (BR)

110 BRANCH ON ZERO (BRZ)

111 BRANCH ON POSITIVE (BRP)

Types of instructions

• Data movement− Move data between memory and CPU− Move data between different memory locations− Input, output

• Arithmetic and logic operations− Integer arithmetic− Comparing two quantities− Shifting or rotating bits in a quantity− Testing, comparing and converting bits

• Program control− Starting a program− Halting a program− Skipping to another location− Testing data to decide whether to skip to another instruction

Instructions• LOAD instruction (LDA)

− PC MAR− MDR IR− IR [address] MAR− MDR A− PC + 1 PC

• ADD instruction (ADD)− PC MAR− MDR IR− IR [address] MAR− A + MDR A− PC + 1 PC

• STORE instruction (STA)− PC MAR− MDR IR− A MDR− IR [address] MAR− PC + 1 PC

• HALT instruction (HLT)− PC MAR− MDR IR− stop

FETCH – DECODE – GET DATA – EXECUTE

• Address of next instruction is transferred from PC to MAR and the instruction is located in the memory

• Instruction is copied from memory to the MDR

DECODE

• Decode the instruction

EXECUTE

• Execute the instruction – control unit sends signals to appropriate devices to carry out execution of the instruction

A small computer program

LOAD A 00100 00101000

ADD B 00101 01101001

STORE C 00110 01001010

HLT 00111 00000000

A DATA +5 01000 00000101

B DATA -3 01001 11111101

C DATA 01010

Program

Assembly language

Main memory

Address Contents

op code

00100 00101000

00101 01101001

00110 01001010

00111 00000000

01000 00000101

01001 11111101

etc…

Address Contents

00100 00101000

00101 01101001

00110 01001010

00111 00000000

01000 00000101

01001 11111101

etc…

Address Contents

The program starts

00100 00101000

00101 01101001

00110 01001010

00111 00000000

01000 00000101

01001 11111101

etc…

Address Contents

00101000

Fetch 1st instruction

00100 00101000

00101 01101001

00110 01001010

00111 00000000

01000 00000101

01001 11111101

etc…

Address Contents

00101000 00100

00101000

Decode 1st instruction: LOAD A

00100 00101000

00101 01101001

00110 01001010

00111 00000000

01000 00000101

01001 11111101

etc…

Address Contents

00101000

00000101

Execute1st instruction: LOAD A

00100 00101000

00101 01101001

00110 01001010

00111 00000000

01000 00000101

01001 11111101

etc…

Address Contents

00101000

00000101

Advance PC

00100 00101000

00101 01101001

00110 01001010

00111 00000000

01000 00000101

01001 11111101

etc…

Address Contents

00101000

00000101

01101001

Fetch 2nd instruction

00100 00101000

00101 01101001

00110 01001010

00111 00000000

01000 00000101

01001 11111101

etc…

Address Contents

01101001

00000101

01101001

Decode 2nd instruction: ADD B

00100 00101000

00101 01101001

00110 01001010

00111 00000000

01000 00000101

01001 11111101

etc…

Address Contents

01101001

100000010

11111101

Execute 2nd instruction: ADD B

00100 00101000

00101 01101001

00110 01001010

00111 00000000

01000 00000101

01001 11111101

etc…

Address Contents

01101001

00000010

11111101

Advance PC, etc…

Dale & Lewis Chapter 5 Computing components. Let’s design a computer Generic CPU with...

Documents

Programs, Instructions, and Registers · Programs, Instructions, and Registers CS/COE 0447 Luís Oliveira Original slides by: Jarrett Billingsley Modified with bits from: Bruce Childers,

Dale Jones-Evans dale@dje.com.au Dale Jones-Evans Architect

2 Samuel Lesson 5 Dale Moore dale@dalemoore.tv Lesson 5 Dale Moore dale@dalemoore.tv

1 EE365 Sequential PLD timing Registers Counters Shift registers

Jbus/Modbus Serial Link - socomec.com · - function 3 for reading Input Registers (16 bits), - function 6 for writing single Registers (to control UPS). The data field is composed

CMOS FR Family MB91F109 MB91F109 - Fujitsu · 2006-06-12 · • General purpose registers: 32 bits × 16 • 16-bit fixed length instructions (basic instructions), 1 instruction/1

NTAG I²C plus - FAQs · COMPANY PUBLIC 491610 6 / 21 3.3 Session Registers Session registers can be used to monitor an ongoing communication session. From I2C perspective, some bits

Three instructions. Four registers. — 16-bit instructions ...pmadden/courses/cs120/Logisim/rs0.pdf · — 2 bits opcode — 2 bits destination register — 2 bits source register

List of Contents - Arkon · List of Contents 1. ... TECHNICAL DATA ... • Longint – Number consisting of 32 bits, formed by 2 MODBUS registers. It is necessary to

Registers & Counters - Home | University of Pittsburghkmram/0132/lectures/registers+counters.pdf · Sections 4.4 and 5.4 Elec 326 2 Registers & Counters 1. ... 7 Elec 326 13 Registers

Zoe Harrison - Six Nations Rugby · Sarah McKenna Sarah Bern Lark DaXies Kat[ Dale[-Mclean Kat[ Dale[-Mclean Kat[ Dale[-Mclean Kat[ Dale[-Mclean Kat[ Dale[-Mclean Kat[ Dale[-Mclean

Chapter 10 · Chapter 10 Interrupts. ... In PIC interrupt are controlled by three bits in three different registers. ... C Code Example

Registers CPE 49 RMUTI KOTAT. Shift Registers Capability to shift bits ♦ In one or both directions Why? ♦ Part of standard CPU instruction set ♦ Cheap

DLX Instruction Formatmeseec.ce.rit.edu/eecc551-winter2001/551-12-5-2001.pdf · DLX Instruction Format 6 bits 5 bits 5 bits 16 bits Opcode rs1 rd Immediate 6 bits 5 bits 5 bits 5

(with Dale, Dale, Dale) - Sonology Music · (with Dale, Dale, Dale) A Mexican Christmas Carol Arr. by Scott Pfitzinger ... y el peine de plata fina. ESTRIBILLO: Pero mira cómo beben

· •Each sub annotated with the number of each that it needs. •2 pointers into the register frame allow access to all registers. I Registers N Registers S Registers P Registers

Porting to 64-bit Arm White Paper · All can be used either as 64-bit “Xn” registers or 32-bit “Wn” registers operating on just the lower 32 bits. There is also a dedicated

Fault-Tolerant Design of SRAM-FPGA Register Based on Dual … 2020... · 2020. 4. 30. · 3. The data bits of registers commonly used in the system are even bits. For odd bits, a

1 STANDARD SEQUENTIAL MODULES REGISTERS SHIFT REGISTERS … · REGISTERS SHIFT REGISTERS SYNCHRONOUS COUNTERS FOR EACH MODULE WE SHOW: SPECIFICATION IMPLEMENTATION WITH FFs AND GATES

ECP2036 Microprocessor and Interfacing Registers Control & Status Registers Program Counter User-Visible Registers Instruction Register... General-Purpose